Multiple Precision Integer GCD Performance Analysis on Parallel Architectures

*Jitendra V. Tembhurne, S. R. Sathe

Abstract—The multiple precision Greatest Common Divisor (GCD) computation is a key component in the field of computer algebra and in many cryptography applications such as public-key cryptography; in the setup phase of RSA, and in the implementation of point operations (addition, subtraction, multiplication etc.) on Elliptic Curve Cryptography (ECC), for factorization attacks and in the statistical testing of pseudo random number generators. Multiple precision computations on the CPUs are computationally expensive, but substantial performance is achieved by using OpenMP with the GNU Multiple Precision Library (GMP) and Compute Unified Device Architecture (CUDA). In this paper, we have explored the computational power of NVIDIA Graphics Processing Units (GPUs). We have implemented the Multiple Precision Integer (MPI) operations on the GPU using CUDA. We implemented the several GCD computation algorithms using MPIs operations. Implementation results based on the CPU and GPU indicate that a significant speedup is achieved by the GPU using CUDA and OpenMP with GMP, as compared with the single core CPU implementation.

Index Terms— CUDA, GCD, GPU, OpenMP

I. INTRODUCTION

In today’s High Performance Computing (HPC) era, Graphics Processing Units (GPUs) are becoming increasingly common to use in general purpose computations, which contain a set of streaming processors. General Purpose GPUs (GPGPUs) are widely used for parallelization of different categories of applications such as fluid dynamics, ray tracing, bioinformatics, and gaming etc. GPUs are best suited for high throughput computing applications that handle large amount of data and we can exploit the Single Instruction Multiple Data (SIMD) architecture of the GPU for data-parallel applications. We have to exploit the power of computing facilities available in the form of GPUs having many-cores for the computation of complex problems and the more time consuming problems which are often used in mathematical computation. In this work, we concentrate on the computation of a big number integer GCD. GCD computation is often used in many mathematical and cryptography applications such as primality testing, to find the multiplicative inverse, to find relatively prime numbers, for factorization attacks [1], and in public key cryptography algorithms such as RSA and ECC [2], [3].

The tremendous computation power of the GPUs is provided by NVIDIA [4] and the GPU works on the principle of Single Instruction Multiple Data (SIMD). NVIDIA’s GPU such as Quadro FX 3800 has 192 computing cores with 462.3 GFLOPS of computational horsepower. NVIDIA CUDA support the heterogeneous computation model, where the CPU and the GPU both work together to accomplish every computation. On the CPU, sequential part of the program is executed while, on the GPU parallel part of the program is executed. Host (CPU) initiates the program execution by allocating the memory on host and device (GPU) and calling the kernel on a device. At the time of kernel call, GPU generates multiple threads based on the on-device kernel code, which runs concurrently along the threads. Moreover, all the threads have their own local memory and access to the shared and global memory for efficient data handling.

We have been motivated by the GPU’s massively parallel computation which is achieved by a large number of cores available on the GPU. It is easy to achieve high performance on the GPU for the computation of multiple precision arithmetic operations as well as MPI GCD computations. The research work addresses the following issues:

1) Design and implementation of parallel Multiple Precision Integer (MPI) arithmetic on the GPU using CUDA architecture.
2) Design and implementation of parallel MPI GCD algorithms on CUDA.
3) Design and implementation of parallel MPI GCD algorithms for CPU using OpenMP and GMP library.
4) Performance analysis of parallel GCD algorithm on the CPU and GPU.

The outline of the rest of the paper is as follows. Section II is dedicated to the review of previous work carried by the different researchers. Section III describes the OpenMP and CUDA architecture for parallel computation. In section IV, we have demonstrated the implementation of multiple precision operations on integers and the computation of GCD for a big number on the CPU and GPU. Implementation results based on the CPU and GPU and comprehensive experimental analysis are discussed in section V and in section VI conclusions drawn from the experimental results are presented.

II. EXISTING WORKS

Parallel implementation of any algorithm requires many processors to run concurrently. To execute an algorithm concurrently, we have to form an independent computation...
step which will subsequently be performed. When the algorithmic steps are independent of data to be handled while computing than, the algorithm is suitable for the parallel implementation. In this paper, we are targeting to a parallel computation of GCD of big integers. In the past years, researchers were working on the implementation of the parallel GCD algorithm to achieve better time complexity of different models of computation such as EREW, CREW, and CRCW. The problem of computing GCD of two non-negative integers efficiently in parallel is one of the open problems in the theory of parallel computation.

A simple parallel implementation of GCD of two \( n \)-bit integers on the Concurrent Read Concurrent Write (CRCW) computation model was proposed in [5]. The authors claim the parallel run-time of the algorithm in terms of bit operation is \( O(n / \log n) \) by the use of \( n^{1+\epsilon} \) processors, where \( \epsilon \) is any positive constant. This implementation was the improvement of the algorithm proposed by KMR in [6], which is the first sub-linear GCD algorithm, runs on \( O(n \log n / \log n) \) times using the same CRCW model. The extended GCD algorithm proposed in [2], [3] and [7] is very useful for data dependence test for any given code block to identify the data dependencies, if any. In 1994 Sorenson at el. [9], suggested the parallel extended GCD algorithm implementation on a CRCW SM MIMD (Multiple Instruction Multiple Data) model using \( O(n) \) processors and proposed to exploit the use of CRCW model. The aim of this paper was to speedup the process of checking data dependency in the given code block. Further, the GCD computation of MPIs using GMP for shared memory architecture was proposed in [8]. The accelerated integer GCD algorithm by Sorenson [9] is derived from the right-shift \( k \)-ary GCD algorithm and has been shown to be very effective for computing the GCD of moderate to large sized integer numbers in a sequential manner. Sedjelmaci [12], illustrated the parallel implementation of Schönhage’s algorithm [10] on distributed memory architectures. This algorithm uses the half-GCD algorithm, which has two MPIs. For fast computation author has exploited the parallel Karatsuba’s multiplication algorithm [11].

The main difficulty in the Euclid’s GCD algorithm is the expensive cost of the multiple precision divisions. In [12], [13] a Lehmer-Euclid GCD algorithm was proposed, where the MPIs reduce to a single precision integer after working with the leading bits of integers. Subsequently, extended Euclidean algorithm is applied to calculate the GCD from reduced single precision integers.

Recently, the researchers exploited the use of parallel computer provided by the vendors like Intel, NVIDIA and AMD. With recent advances in parallel computing hardware, GPUs are coined as the general purpose programming model for performing faster computations. Moreover, it is not difficult to develop non-graphics applications using GPUs. NVIDIA provides a general purpose parallel programming model known as CUDA [4], [14], which uses the C or C++ programming languages for the development of general purpose applications. CUDA as a parallel computing model is gaining its place for speeding up a large number of applications such as [15], [16], [17], [18] and [19]. Due to its extensive popularity, we have chosen the CUDA for MPI GCD implementations.

The MPI implementation of different arithmetic operations on the GPU has been demonstrated in [20], [21]. The author claims that significant speedup can be achieved by the GPUs as compared with the GNU Multiple Precision library on the CPUs. In addition, the performance of the multiple precision modular multiplications has been improved by 20% using MPI based computations. We would like to point out that, while implementing the multiple precision GCD, all the required arithmetic operations are needed to be implemented on the GPU using CUDA.

In [22], the high throughputs, multiple precision Binary GCD algorithm on CUDA architecture has been proposed. The fixed bit-length of integers were chosen to be 1024-bits. This algorithm computes the many GCDs at a time and the measure of speedup is calculated not on single GCD computation but on the many GCD computations. The author claims that the proposed GPU algorithm runs 11.3 times faster than the CPU version of the algorithm. Another implementation of polynomial GCD computation on the GPU using Maple 13 has been proposed in [23]. In this work, the author has developed an algorithm to compute a GCD of univariate polynomials with integer coefficients on the GPU and conferred the significant speedup over CPU based GCD algorithm.

The EREW PRAM model based parallel randomized algorithm to compute GCD of two \( n \) bits integers has been proposed which requires the computation time of \( O(n \log n / \log n) \) [24]. On the contrary, a new parallel GCD algorithm has been proposed by Sedjelmaci [25] to compute the GCD of \( O(n) \) bits of \( n \) integers in time complexity of \( O(n \log n) \) by using \( (n^{2+\epsilon}) \) processors, where \( \epsilon > 0 \) for a CRCW PRAM model of computation. The similar Binary GCD [22] based parallel big integers GCD computation on the shared memory model has been implemented for large integers of bits length ranging from 1024-bits to 4096-bits [26]. The speedup achieved was measured on the Intel Xeon Phi machine with 240 threads as compared with the single-core CPU.

III. OVERVIEW OF OPENMP AND CUDA

A. OpenMP

OpenMP (Open Multi-Processing) is a directive based language for expressing parallelism on the shared memory multiprocessor systems [27], [28]. OpenMP is a multithreaded platform implementation and a method for parallel program design whereby a master thread (a series of instructions executed consecutively) forks a specified number of slave threads and a task is divided amongst them. A team of threads runs in parallel, with the set of directives and runtime environment variables allocated to different processors. After the execution of the parallelized code, the threads join back into the master thread, which continues onward to the end of the program [27], [28], [29].

By default, each thread performs the execution of parallel section of the code independently. Work-sharing constructs like, #pragma omp for [clause], #pragma omp sections [clause] and #pragma omp single [clauses] can be utilized.
to divide a task amongst the threads so that each thread executes its allocated part of the code. In this way, task parallelism and data parallelism both can be achieved using OpenMP. OpenMP is available for various platforms and the list of different compilers can be found at [30].

B. CUDA

NVIDIA introduced CUDA, a general purpose parallel computing architecture, with a new parallel programming model and instruction set architecture [4], [14] which leverages the parallel compute engine in NVIDIA GPUs to solve many complex computational problems in a more efficient way than on a CPU. CUDA comes with a software environment that allows developers to use C or C++ as a high level programming language. Moreover, it also supports other programming languages, application programming interfaces (API), or directives based approaches such as FORTRAN, OpenCL, OpenACC etc. The GPU as general purpose programming has evolved into a many core processor and massively parallel architecture with huge computational horsepower and very high memory bandwidth [31]. The reason behind the discrepancy in floating point capability between the CPU and the GPU is that the GPU is specialized for compute intensive, highly parallel computation and therefore designed such that more transistors are devoted to data processing rather than data caching and flow control.

The architecture of the GPU supports CUDA enabled framework [4], which is organized into an array of highly threaded Streaming Multiprocessors (SMs). The number of SMs in a building block can vary from one generation of CUDA GPUs to another generation. In addition, each SM has a number of Streaming Processors (SPs) that share control logic and instruction cache. Each GPU currently comes with up to 32 gigabytes of graphics double data rate (GDDR) DRAM, referred to as global memory. For graphics applications, they hold, texture information, and video images for three-dimensional rendering, however, for computing their function as a very high bandwidth, off-chip memory. For massively parallel applications, higher bandwidth makes it up for the long latency time. The GPU follows the SIMD based execution model. The execution of a typical CUDA program is started by the host (CPU). When a kernel function is called or invoked, the complete execution is moved to a device (GPU), where a large number of threads within the thread-blocks are generated to take the advantage of abundant data parallelism. All the threads that are generated by a kernel during an invocation are collectively called a block of threads or thread block. The collection of thread blocks is called a grid. Threads running on the GPU are grouped into wraps consisting of 32 threads. When all the threads of a kernel complete their execution, the grids terminate and the remaining part of execution continues on the host until another kernel is launched. Each thread contains own memories such as, register memory and local memory. The thread block contains shared memory for read and write, and the grid has global memory for read and write and in addition, it contains read only memory called as constant memory.

IV. MULTIPLE-PRECISION INTEGER ARITHMETIC

A. Multiple Precision Integer (MPI) Arithmetic on GPU

In this section, we present an implementation of different arithmetic functions of MPIs on the GPU using CUDA. In multiple precision arithmetic functions, we have chosen the decimal digit (i.e. base of the number is 10) but the same can be used for different radix representation of the number like binary etc. Non-negative integers can be represented in various ways, the most common form is base 10. For example, \( a = 243 \) base 10 means \( a = 2 \times 10^2 + 4 \times 10^1 + 3 \times 10^0 \). The algorithms implemented on the GPU for multiple precision arithmetic operations are Addition (Add), Subtraction (Sub), Multiplication (Mul) and Division (Div) as mentioned in pseudo code from Algorithm 1 to Algorithm 4 [2], [7], [32] which are the sequential MPI algorithms. Apart from these basic arithmetic integer operations, we have implemented the MPI comparison, left-shift, and right-shift etc. and other supporting operations.

Algorithm 1: Multiple-precision Addition

**Input:** positive integers \( x \) and \( y \), each having \( n \) base \( b \) digits.

**Output:** \( x + y = (w_0 w_1 \ldots w_{m-1} w_m)_{b} \) in radix \( b \) representation.

1. \( c \leftarrow 0 \) // carry
2. For \( i \) from 0 to \( n-1 \) do
   1. \( w_i \leftarrow (x_i + y_i + c) \mod b \)
   2. If \( (x_i + y_i + c) < b \) then \( c \leftarrow 0 \); Else \( c \leftarrow 1 \)
3. \( w_n \leftarrow c \)
4. return \((w_0 w_1 \ldots w_{n+m})_{b}\).

Algorithm 2: Multiple-precision Subtraction

**Input:** positive integers \( x \) and \( y \), each having \( n \) base \( b \) digits, with \( x \geq y \).

**Output:** \( x - y = (w_0 w_1 \ldots w_{m-1} w_m)_{b} \) in radix \( b \) representation.

1. \( c \leftarrow 0 \)
2. For \( i \) from 0 to \( n-1 \) do
   1. \( w_i \leftarrow (x_i - y_i + c) \mod b \)
   2. If \( (x_i - y_i + c) < 0 \) then \( c \leftarrow 0 \); Else \( c \leftarrow -1 \)
3. \( w_n \leftarrow c \)
4. return \((w_0 w_1 \ldots w_{n+m})_{b}\).

Algorithm 3: Multiple-precision Multiplication

**Input:** positive integers \( x \) and \( y \) having \( n \) and \( m \) base \( b \) digits, respectively.

**Output:** \( x \times y = (w_0 w_1 \ldots w_{m+n-1} w_{m+n})_{b} \) in radix \( b \) representation.

1. For \( i \) from 0 to \( n + m - 1 \) do: \( w_i \leftarrow 0 \)
2. For \( i \) from 0 to \( m \) do
   1. \( c \leftarrow 0 \)
   2. For \( j \) from 0 to \( n \) do
      \( temp \leftarrow w_{i+j} + x_j \times y \)
   3. \( w_{i+m+j} \leftarrow temp \mod b \)
   4. \( w_{i+m+j} \leftarrow temp / b \)
3. \( w_{i+m+n} \leftarrow c \)
4. return \((w_0 w_1 \ldots w_{n+m+n})_{b}\).

Algorithm 4: Multiple-precision Division

**Input:** positive integers \( x = (x_0 \ldots x_m)_{b}, y = (y_0 \ldots y_n)_{b} \) with \( n \geq m \geq 1, y_n \neq 0 \).

**Output:** the quotient \( q = (q_0 q_1 \ldots q_{m-n})_{b} \) and remainder \( r = (r_0 \ldots r_{m+n})_{b} \) such that \( x = q \times y + r, 0 \leq r < y \).

1. For \( j \) from 0 to \( n - m \) do: \( q_j \leftarrow 0 \)
2. While \((x \geq y \times b^m)\)
   1. \( q_{m-n} \leftarrow 0 \)
   2. \( x \leftarrow x - y \times b^m \)
3. For \( i \) from \( n \) down to \((m + 1)\) do
   3.1 If \((x_i = y_n)\) then \(q_{n-i} \leftarrow b - 1\)
       Else \(q_{n-i} \leftarrow 0\)
   3.2 While \((q_{n-i} < y_i + (y_{i-1} \times b + x_{n-i}))\)
      \(q_{n-i} \leftarrow q_{n-i} + 1\)
   3.3 \( x \leftarrow x - q_{n-i} \times y \times b^{m-n} \)
   3.4 If \((x < 0)\) then \(x \leftarrow x + y \times b^{m-n} \)
   4. \( r \leftarrow x \)
5. return \((q, r)\)

(Advance online publication: 21 November 2015)
A data structure used to represent the multiple precision integers is shown in Listing 1. The MPI is stored in a 1D unsigned character array in the form of individual decimal digit.

**LISTING 1**

```
structure MPInteger {
    unsigned char Digit[MAX_DIGITS_CAPACITY];
    int Length;
    char Sign;
};
```

The complexity of n-digit MPI operations such as addition and subtraction is O(n). But, due to data dependency at carries, borrow generation of these MPI operations is the biggest hurdle for parallel implementation. In Algorithm 1, x and y arrays stored input data ranging from 0 to b-1, where b is the base of the MPI number and c is to store the carries. At step 2.1 and 2.2, the value of w_i depends on the updated value of c. Since, we cannot parallelize the algorithm directly. Algorithm 5 shows the parallelization of Algorithm 1 by avoiding the propagation of carries. So, the MPI addition is performed in Step 2 without releasing the carries. In step 3.1 carries are computed, and in step 3.2 carries are used to calculate the sum of the corresponding digits of MPIs. Here, we have to store all carries in the separate array. A digit normalization is used until all carries are generated. This process of normalization has been applied fewer times. Since, the carry propagation iterates, for example, 9...99 + 1...11, the carry-skip approach [33] has been adopted.

In Algorithm 6, carry skipping approach is applied from steps 2.1 to 2.4 and from steps 2.5 to 2.7 respectively. Hence, MPI Add, Sub and Mul can be implemented using carry skip approach.

The MPI multiplication algorithm implementation on the GPU is presented in Algorithm 7. This algorithm uses the MPI addition and Carry-skip algorithm to compute the MPI multiplication. The normalization of the multiplication is similar to carry computation in MPI Add, Sub and Mul. In addition, parallel implementation of the MPI division comprises of the implementation of MPI Add, Sub and Mul. Since, the time consumed by the MPI division is significantly longer than the MPI Add, Sub and Mul operations. The steps 1 to 3 in Algorithm 4 can be easily parallelized with the help of MPI Add, Sub and Mul.

To implement “divide by 2” operation for the GCD computation algorithms, we have used the binary shift right method in parallel. The steps of the algorithm are as follows;

- Partitioned the MPI into n 32-bit integer such as MPI_1, MPI_2,...MPI_n, where n is the number of partitions of MPI. Represents MPI_1, MPI_2,...MPI_n in the vector after (MPI, \& I) operation.
- Copy all Least Significant Bit (LSB) of MPI_i into LSB[i...n] array.
- Perform MPI_i \( \equiv (MPI_i >> 1) \)
- Copy LSB[2...n] at the Most Significant Bit (MSB) of MPI_i from MPI_1, MPI_2,...MPI_n, i.e. copy at 31st, 63rd and so on position of MPI.
- Combined all MPI_1, MPI_2,...MPI_n to get required MPI.

However, the parallel left-shift is also implemented in a similar way, the way a right-shift is implemented, except the bit shift is towards the left direction.

**Algorithm 5:** Parallel MPI Addition (ParMPIADD)

**Input:** positive integers x and y, each having n base b digits.

**Output:** \( x + y = (w_0 w_{n-1} \cdots w_{n})_b \) in radix b representation.

1. ForParallel i from 0 to n-1 do
2. \( w_i \leftarrow x_i + y_i \)
3. While (max\( (w_i)_b \leq 0 \)) do
4. \( c_{i+1} \leftarrow w_i / b \)
5. \( w_i \leftarrow (w_i \% b) + c_i \)
6. return \((w_0 w_{n-1} \cdots w_{n})_b \)

**Algorithm 6:** Parallel Carry-Skip Algorithm (ParCK)

**Input:** positive integers x and y, each having n base b digits.

**Output:** \( x + y = (w_0 w_{n-1} \cdots w_{n})_b \) in radix b representation.

1. Call ParMPIADD(x, y)
2. While (max\( (w_i)_b \leq 0 \)) do
3. \( w_i \leftarrow x_i + y_i \)
4. \( c_{i+1} \leftarrow w_i / b \)
5. \( w_i \leftarrow (w_i \% b) + c_i \)
6. return \((w_0 w_{n-1} \cdots w_{n})_b \)

**Algorithm 7:** Parallel MPI Multiplication (ParMPIMul)

**Input:** positive integers x and y having n and m base b digits, respectively.

**Output:** \( x \times y = (w_0 w_{n+m} \cdots w_{n})_b \) in radix b representation.

1. ForParallel i from 0 to n do
2. \( w_i \leftarrow 0 \) end
3. While (max\( (w_i)_b \leq 0 \)) do
4. \( w_i \leftarrow x_i \times y_i \)
5. \( c_{i+1} \leftarrow w_i / b \)
6. \( w_i \leftarrow (w_i \% b) + c_i \)
7. return \((w_0 w_{n+m} \cdots w_{n})_b \)

V. GCD’S IMPLEMENTATION

A. GCD Algorithms

The GCD algorithms are considered for parallel implementation and performance measurement uses the simplest arithmetic operations as mentioned in section IV. The pseudo codes for MIPs GCD are indicated in Algorithm 8, 9, 10 and, 11 respectively.
Output: GCD (a, b).
1. g ← 1;
2. While (a and b even) (a ∈ a/2; b ∈ b/2; g ← 2xg; )
3. While (a is even) a ← a/2;
4. While (b is even) b ← b/2; if now a and b are both odd
5. While (a ≠ b)
   5.1 (a, b) = (|a - b|, min(a, b));
   5.2 a ← a2/n; \( v(a) \) is the 2\(^n\)-valuation of \( a \)
6. return (g × x);

Algorithm 10: Extended Binary GCD (EBin)
Input: Non-negative integers a, b, such that a ≥ b > 0 .
Output: GCD (a, b) = v, and integers x, y satisfying ax + by = v.
1. g ← 1;
2. While (a and b are both even) a ← a/2; b ← b/2; g ← 2g;
3. u ← a; v ← b; A ← 1; B ← 0; C ← 0; D ← 1;
4. While (a or u is even) u ← u/2;
5. If (A + B = 0 (mod 2)) then A ← A/2; B ← B/2;
Else A ← (A + y)/2; B ← (B - x)/2;
6. While (v is even)
   5.1 v ← v/2;
   5.2 If (C = D = 0 (mod 2)) then C ← C/2; D ← D/2;
   Else C ← (C + y)/2; D ← (D - x)/2;
7. If (u > 0) then x ← C; y ← D; return(x, y, gxv);
Else go to step 4.

Algorithm 11: Mixed Binary Euclid (MBE)
Input: Integers a, b such that a ≥ b > 1, with b is odd.
Output: GCD (a, b).
1. While (b > 1)
   1.1 r ← a mod b; s ← b - r;
   1.2 While (r > 0 and r mod 2 = 0) r ← r/2;
   1.3 While (s > 0 and s mod 2 = 0) s ← s/2;
   If (s ≤ r) then u ← r; v ← s;
Else u ← s; v ← r;
2. If (b = 1) then return 1. Else return u;

B. GCD Implementation on CPU
To implement GCD algorithms on the CPU is straightforward for small integers, like 32-bit or 64-bit computation, which is the maximum precision required and is supported by all the available CPU architectures. But, the computation of the GCDs for bigger integers that are usually used in cryptographic applications is really challenging. In public-key cryptography algorithms such as RSA, we need the large key values such as 1024-bit and more for secure encryption of confidential data. So, in order to handle big integers we have used the GMP [34, 35]. This is one of the fastest libraries to carry operations on big integers on the CPU.

The steps to implement GCD computation are as follows;
1. Generating two sets of MPIs before starting the GCD computation. We have randomly generated the integers by implementing two random number generation algorithms such as Multiply-with carry algorithm and Linear Congruential Generator (LCG) algorithm [36].
2. Implementing the GCD algorithm by using random numbers generated in step 1.

The steps shown above are utilized to implement the sequential GCD computation. But, our target is to implement a parallel variant of GCD. To parallelize the GCD implementation on the CPU, we used the OpenMP, which work on a shared memory architecture. In OpenMP, all the created threads shared global memory for the successive computation. Here, we have to decide the shared data, private data, number of threads, and scheduling scheme to schedule the parallel tasks with synchronization amongst the running threads. All these can be achieved by using the OpenMP directives. OpenMP eases the implementation by providing the large set of compile time directives.

The Listing II shows the OpenMP implementation of parallel GCD computation on the CPU. The implementation uses the GMP library for MPIs to handle and perform many GCD computations in parallel by all the available cores on the CPU. The for-loop at line 9 specifies N, the number of GCD computing integers. Line 17 shows the application of OpenMP directives to compute the GCDs in parallel by all threads. Each thread will perform its own GCD computation without interfering the work of other threads. The proposed OpenMP implementation is a direct application of OpenMP directives to compute GCD without any parallel algorithm optimization on arithmetic operations such as Add, Sub, Mul and Div. But, the same has been considered for the GPU implementation. All arithmetic operations on the CPU used the default GMP’s multiple precision library functions.

C. GCD Implementation on GPU
For the implementation of parallel GCD computation on the GPU, we have selected the \( N \) MPIs with variable bit length. We have chosen \( N \) as the multiple of 8, as we know the block dimension is also multiple of 8. Particularly, we can efficiently use the block dimension to carry the group of threads. Moreover, it is known from the specification of the GPU CUDA device, the computation is performed by the warp. However, for handling MPIs, we used the more optimized algorithm implementation discussed in section IV.

The optimization applied to all these implementation’s performance improvements are listed as: 1) The algorithm listed in section IV and V uses some constant data frequently at the time of computation. Since, the constant data are stored in constant memory and access to these constant data via cache memory, this improves the computational efficiency and reading efficiency. 2) During implementation, we have observed that the use of temporary variables is frequent in the listed algorithms. So, rather than storing the temporary variables in global memory we have stored them in a shared memory to reduce reading latency on the GPU.
The parallel algorithm for Algorithm 5 is proposed in the form of Algorithm 12, with two 1D arrays handling n MPIs. The Algorithm 8 has the data dependencies which we have identified, but it is not possible to remove completely. The proposed algorithm is parallelized to handle many pairs of MPIs and compute the GCDs for these pairs in parallel. The same approach holds true for all the GCD algorithms. Hence, they have been also parallelized in a similar way as proposed in the Algorithm 12.

Algorithm 12: Parallel Extended Euclidean Algorithm (ParEEA)

Input: Non-negative integers \(a[1..n], b[1..n]\) such that \(a[i] \geq b[j] > 0\). Where \(a, b\) are the arrays of n MPIs and \(i\) is the index referred to the individual MPI in the respective MPI array, \(a\) and \(b\).

Output: GCD \((a[1..n], b[1..n]) = \text{gcd}(a[1..n])\)

1. If \((b[0] = 0)\) then \(*/\text{return}/*\)
2. Set \(x[0] = 0; x[1] = 1; y[0] = 0; y[1] = 1; /* \text{do in parallel} */\)
3. While \((b[0] > 0)\) \(*/\text{do in parallel} /*\)
4. Set \(d = a[0] \times b[0]; x = a[0] - q \times b[0]; y = y[0] - q \times y[1]; /* \text{do in parallel} */\)
5. return;

Listing III demonstrates the high level implementation of parallel GCD computation on the GPU wherein, we see the device function at line 1 and the kernel function at line 15, which will be launched on the GPU device with specified number of threads/block. The same kernel code will be executed by all the launched thread simultaneously on the GPU. For optimal and efficient memory usage, we have used the shared memory for fast access to data in the implementation. Moreover, we have investigated the data size, which can properly fit into the shared memory available on the GPU. The data type \text{ullint} in Listing III is corresponding to the \text{MPIInteger} data structure specified in the Listing I. In device function \_device__ \text{ullint} EEA( ) all the temporary variables are stored in shared memory. Kernel stored the pairs of MPIs into the shared memory and performs the computation of GCDs. The GCD of a pair of MPIs is computed by the single thread, i.e. first GCD is computed by \text{thread}_0, second GCD is computed by \text{thread}_1, and so on. Hence, the kernel computes many GCD in parallel for many pairs of MPIs.

VI. RESULTS AND DISCUSSIONS

Experimental setup for the GCD computation based on the CPU and GPU is shown in Table I and Table II. The implementation of MPIs GCD on the CPU is straightforward. For the sequential implementation, we have used the GMP library, GMP 5.1.1. We have explored the shared memory architecture by using OpenMP for the parallel implementation of GCD algorithms and integrated with the GMP library for handling the multiple precision integers. The GMP library provides many functions for the implementation of multiple precision algorithms to handle integer or floating point operations. The OS used to be Linux OpenSUSE 12.1 with GCC compiler 4.5.1 and OpenMP 3.1 on the CPU side, and for compilation on the GPU we used NVIDIA Nsight Eclipse Edition 2.0 with CUDA 5.0 SDK.

NVIDIA CUDA device Quadro FX 3800 supports the 512 threads per thread block. So, to use the full power of the GPU CUDA device, we have selected the block size of 512 threads per block for the data values starting from the range 1048576 to 8388608.

The figures from Fig. 1 to Fig. 4, the \(x\)-axis represents the number of MPIs and the \(y\)-axis represents the computation time in milliseconds required to compute the GCDs. Here we have chosen the different group of data values of MPIs for the GCD computation. The groups of data values are 1048576, 2097152, 4194304, and 8388608 MPIs respectively. We have also selected the different MPI bit-length of each group as the 2048-bit, 4096-bit, and 8192-bit respectively. All the GCD algorithms presented in section V are tested on all the chosen group of data values with varying bit-length of MPIs both on the CPU and GPU.

<table>
<thead>
<tr>
<th>\text{MPI Integer} size</th>
<th>\text{CPU time (msec)}</th>
</tr>
</thead>
<tbody>
<tr>
<td>2048</td>
<td>1.2</td>
</tr>
<tr>
<td>4096</td>
<td>2.2</td>
</tr>
<tr>
<td>8192</td>
<td>3.7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>\text{MPI Integer} size</th>
<th>\text{GPU time (msec)}</th>
</tr>
</thead>
<tbody>
<tr>
<td>2048</td>
<td>0.1</td>
</tr>
<tr>
<td>4096</td>
<td>0.3</td>
</tr>
<tr>
<td>8192</td>
<td>0.4</td>
</tr>
</tbody>
</table>

TABLE I

<table>
<thead>
<tr>
<th>\text{CPU SPECIFICATION}</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
</tr>
<tr>
<td>2 Quad Core Intel Xeon 5650</td>
</tr>
<tr>
<td>Cache</td>
</tr>
<tr>
<td>DDR3 1333 MHz, HT, Turbo</td>
</tr>
<tr>
<td>CPU clock rate</td>
</tr>
<tr>
<td>2.66 GHz</td>
</tr>
<tr>
<td>Memory</td>
</tr>
<tr>
<td>4GB</td>
</tr>
</tbody>
</table>

TABLE II

\begin{tabular}{|c|c|}
\hline
\text{GPU SPECIFICATION} & \text{NVIDIA CUDA specification} \\
\hline
\text{CUDA Device} & Quadro FX 3800 \\
\text{CUDA driver / runtime version} & 5.0 \\
\text{No. of CUDA cores} & 192 \\
\text{Memory Bandwidth} & 512 GB/sec \\
\text{GPU clock rate} & 1.2 GHz \\
\text{Global Memory} & 1 GB \\
\text{Max threads/ block} & 512 \\
\text{Warp size} & 32 \\
\hline
\end{tabular}

\text{ADVANCE ONLINE PUBLICATION: 21 NOVEMBER 2015}
Moreover, Fig. 1 to Fig. 8 also shows the performance evaluation of proposed parallel GCD algorithms on the GPU, OpenMP implementation on the CPU, and corresponding sequential CPU algorithms in case of randomly generated different bit-length MPIs. The execution time of the CPU is only the computation time to compute GCDs, and execution time of the GPU does not include the memory data transfer between CPU and GPU.

The speedup ratio shown in Fig. 9 and Fig. 10 is the ratio of execution time of CPU to that of the GPU. The speedup ratio clearly indicates that the GPU algorithms and OpenMP algorithms are faster than the CPU algorithms. Moreover, we have observed that, for larger group of data values, we achieved more performance as compared to the small group of data values. Also, Fig. 9 and Fig. 10 show the speedup for GCD algorithms on varying bit-length of integers. The OpenMP implementation corresponding to GCD algorithms for maximum data values (8388608) achieves the speedup as, 12.12x for Extended Euclidean algorithm, 11.44x for Binary GCD, 12.71x for Extended Binary GCD, and 11.56x for MEB GCD compared with a single core of the CPU. We have achieved significant speedup on the GPU for various GCD algorithms as 15.75x for Extended Euclidean algorithm, 15.87x for Binary GCD, 15.24x for Extended Binary GCD, and 17.32x for MEB GCD compared to CPU implementation.
Fig. 5. EEA GCD on CPU

Fig. 6. EEA GCD Using OpenMP and GPU

Fig. 7. MBE GCD on CPU

Fig. 8. MBE GCD Using OpenMP and GPU

Fig. 9. OpenMP speedup

Fig. 10. GPU speedup

(Advance online publication: 21 November 2015)
VII. CONCLUSION

In this paper, we have proposed the efficient parallel algorithm for the computation of GCD based on Extended Euclidean GCD, Binary GCD, Extended Binary GCD, and Mixed Binary-Euclid GCD algorithms. The parallel algorithms for multiple precision integers GCD computation on the CPU using OpenMP and on the GPU using CUDA C programming language has been implemented on NVIDIA CUDA and Intel Xeon architectures. Moreover, the performance evaluation on the GPU has achieved significant high speedup in comparison with the single-core CPU. In addition, the speedup achieved by OpenMP compared with the single-core CPU is slightly lower than the speedup achieved by the GPU. Therefore, both OpenMP and GPU perform computation efficiently. This parallel implementation can be used in various cryptography and number theory applications where we need to handle big numbers and also to compute the GCD for big numbers.

ACKNOWLEDGMENT

The research has been supported by Department of Computer Science and Engineering, Visvesvaraya National Institute of Technology (VNIT), Nagpur, India under TEQIP-II scheme of Ph.D enrollment 2011-2012. I would like to thank Mr. Hemprasad Patil for editing the paper and providing valuable suggestions to restructure the paper.

REFERENCES


Jitendra V. Tembhere, completed his M. E. in Computer Science and Engineering in 2011 and currently pursuing Ph. D in the Department of Computer Science & Engineering, VNIT, Nagpur, Maharashtra, India. His area of research is the parallelization of cryptography applications on multi-core and many-core architecture using OpenMP and CUDA.

Shailesh R. Sathe, completed his M. Tech. from Indian Institute of Technology (IIT), Bombay and Ph.D. from R.T.M. Nagpur University (at VREC/VNIT). At present, he is Professor and Dean Planning & Finance, VNIT, Nagpur, India. He has handled many national research projects on Image processing, Security and Parallel processing. His current research interest includes Parallel processing, Algorithms and Theoretical Computer Science etc. He has published more than 30 papers in various reputed International journals/conferences.