

# A Precise Power Supply Noise Detector with High-Linearity

I-Chyn Wey, Chien-Chang Peng, Yu-Jiang Liao, and Yu-Sheng Yang

## Abstract

In this paper, we proposed a noise detector with high linearity in CMOS 0.18 $\mu$ m process. By removing the precharging capacitor, we can provide a stable charging voltage source to enhance power supply noise detection linearity from 0.9291 to 0.9986. By using separated supply voltage sources, we set the detection path with a higher supply voltage of 2.5V to turn on the detection circuitry immediately when supply voltage drops. In this way, the noise detection range can be enlarged and the noise detection accuracy is improved by 4.94 times.

Key Words: Precise, Power Supply Noise, Noise Detector, High Linearity.

## I. Introduction

In recent years, due to the progress of CMOS technology, not only the transistor size is scaled down, the supply voltage is also lowered as well as threshold voltage. Lowering power supply voltage leads to lower power consumption; however, noise does not decrease while the supply voltage is downward. To solve the noise issues in VLSI designs, we must first detect the behavior, distribution, and size of noise to build the understanding of noise interference. The type of noise can be classified as switching impulse noise, power supply noise (PSN), and substrate noise [1], [2]. For different noise sources, we must apply different techniques to detect them [1]-[10]. In this paper, we focus our attention on PSN detection.

Nowadays there are some built-in noise detection circuits [3]-[6] that have been proposed to measure the distribution of noise signals in a VLSI chip. High linearity and high precision are two design goals in PSN detection circuits design. The built-in self noise detection circuits in [3], [4] are constructed by a source follower and a transconductance amplifier. These designs can detect the noise in real time.

Manuscript received Oct. 1, 2010; revised Jan. 6, 2011. This work was supported in part by NSC 99-2220-E-182-001 and supported by National Chip Implementation Center, Taiwan, for the chip implementation.

I-Chyn Wey is with Graduate Institute of Electrical Engineering, Electrical Engineering Department, and Green Technology Research Center, Chang-Gung University, Taiwan. E-mail: icwey@mail.cgu.edu.tw.

Chien-Chang Peng is with Graduate Institute of Electrical Engineering, Chang-Gung University, Taiwan.

Yu-Jiang Liao is with Electrical Engineering Department, Chang-Gung University, Taiwan.

Yu-Sheng Yang is with Electrical Engineering Department, Chang-Gung University, Taiwan.

However, the detection results translated from transconductance amplifier are non-linear. As for the concurrent power supply noise detection technique [5], it can provide an output error message upon the occurrence of power supply noise. However, it only shows the noise is detected or not detected, we cannot get the detail noise information. For the power supply noise monitoring circuit [6], the detected signals are analog signals, which can reveal the detected noise voltage peak values. Nevertheless, the noise detection range is limited because the noise amplitude peak value cannot be detected before the charging transistor is turned on. In addition, the detected PSN signal is affected by the variance of charging voltage, which leads to non-linear PSN detection results.

To remove the unstable charging voltage source in [6], we remove the precharging capacitor  $C_r$  and charge the capacitor  $C_x$  by using an independent power supply with higher supply voltage of 2.5V. By this way, the output dynamic range is enlarged to 4.04 times and the detection accuracy can be enhanced by 4.94 times.

## II. The Existing PSN Detection Circuits

Built-in power supply noise detecting circuit [3]-[4], consists of a source follower (SF) that senses power supply noise voltage and a transconductance amplifier (Gm) that converts the SF's output voltage to current signal  $I_{out}$ . The detected PSN can be directly observed through  $I_{out}$ . The benefit of built-in detecting circuit lies in its small size, real-time output and the detected noise voltage or current value that can be observed directly. However, the detection results translated from transconductance amplifier and source follower are non-linear.

Concurrent power supply noise detection technique [5] is designed based on a self-checking scheme which concurrently monitors a signal of the system clock distribution network. It can provide an output error message upon the occurrence of power supply noise. The benefit of concurrent detecting method lies in its digital output, which is hardly interfered by noise. But we can only know the scope of noise rather than its accurate value.

The power supply monitoring circuit [6] is to measure the power supply noise through its effect on the propagation delay of an inverter chain. The total charge flow to  $C_x$  is proportional to the propagation delay of the inverter chain. While the propagation delay of the inverter chain is proportional to the supply voltage, and the supply voltage is

affected by the PSN. In other words, the larger voltage peak of PSN, the longer delay time in the inverter chain; therefore, the charging time of  $C_x$  is longer, and the output of  $V_x$  is higher and vice versa.

In the previous noise detection circuit designs, the detection results in the built-in detecting circuits are non-linear. The concurrent power supply noise detection technique can only reveal digital output instead of the peak value of noise. The monitoring circuit can provide analog outputs, which can be measured in different sizes of  $V_x$ , so that it can identify the peak value of noise. Alternatively, our proposed precise power supply noise detection circuit design is based on monitoring circuit but with higher linearity and higher precision.

### III. The Proposed PSN Detection Circuit

Maintaining the relationship between the PSN detector output and the input PSN as linear is a direct and effective way to precisely detect the noise amplitude. However, the noise detection range is limited in the power supply monitoring circuit [6]. Moreover, the PSN detection precision is restricted in [6] because the graduation in the  $\Delta V_x$  is small. Therefore, we must enlarge the voltage difference of  $\Delta V_x$  to enhance PSN detection accuracy.

As mentioned above, the charging voltage of  $C_x$  in the power supply monitoring circuit is determined by the charging voltage across the capacitor of  $C_r$ . Once PSN occurs, the voltage across  $C_r$  will change along with various noise amplitudes, as illustrated in Fig. 1. In the PSN monitoring circuit [6], the variance of  $V_r$  results from the power supply noise dropping. Such voltage variance on  $V_r$  results in non-linearity on the variance of  $V_x$ . In order to provide a stable voltage source for charging  $C_x$ , we remove the capacitor by directly connecting to the separated supply voltage to achieve higher linearity in the detection output. To enlarge the linear detection range, we apply a higher voltage of 2.5V to this separated supply voltage to let the transistor MP3 can be turned on immediately once PSN occurs. In this way, the detected  $\Delta V_x$  can be enlarged and the PSN detection linearity can be improved.




Fig. 1 The analysis of charging voltage variation of  $C_r$  along with various PSN amplitudes

For the proposed PSN detection circuit as shown in Fig. 2, MP1 and  $C_r$  are removed and replaced by an independent power supply directly to the charging capacitor  $C_x$ . The proposed circuit operates in the following way: as the CTRL/CLK is logic low, the transistor MN1 is turned on, the capacitor  $C_x$  is discharging, and the transistor MP3 is turned off. While CLK is logic high as 1.8V, MN1 is open and  $C_x$  stops discharging. Due to the inverter delay line, MP2 and MP3 will both be turned on with a short period of time. Meanwhile, the  $C_x$  is recharged by  $V_{DDH}$ , and the period of time is up to the delay time of the inverter chain.

In our proposed PSN detection circuit,  $V_{DDH}$  is independent from original power supply  $V_{DD}$ . In this way, we can provide a stable voltage source for charging  $C_x$ , which can enhance the detection linearity. We can also separately adjust the value of  $V_{DDH}$  and the capacitance value of  $C_x$  to enhance the linearity of detected output. Moreover,  $V_{DDH}$  is set to be higher than  $V_{DD}$  to turn on the transistor MP2 and MP3 once the supply voltage drops. Moreover, the PSN detected output dynamic range,  $\Delta V_x$ , can be also greatly enlarged. Therefore, the noise detection accuracy can be improved.




Fig. 2 The proposed power supply noise detection circuit

### IV. Simulation Comparison Results

In this paper, the proposed precise and high linearity PSN detector is accomplished by a stable and independent charging voltage source. Connecting the transistor MP2 to a separated charging path even with the same supply voltage as 1.8V, we can also improve the detection range with wider  $V_x$  variation range as illustrated in Fig. 3. It is mainly because that we can overcome the charging voltage instability issue existing in [6]. As illustrated in Fig. 3, the slope of curve in the proposed PSN detector is steeper than that of conventional one. The average output value can be enlarged to 30.55mV, which is about 2 times larger as compared with the conventional design.

In order to further detect the noise below 0.5V, we raise the supply voltage value of  $V_{DDH}$  to improve the output dynamic range. It is illustrated in Fig. 4 that the higher  $V_{DDH}$  can result in the more linear PSN detection.

However, when the charging voltage increases, the delta  $V_x$  will reach saturation and the linearity of PSN detection can no more be held. To find out the highest PSN detection linearity, we compare the PSN detection linearity among different charging supply voltages. To evaluate the detection linearity of PSN detector, we define the relevance between the ideal expected PSN value and the real detected PSN value as PSN detection linearity, which is defined as

$$\text{Relevance (r)} = \frac{\sum_{i=1}^n (x_i - \bar{x}) \cdot (y_i - \bar{y})}{\sqrt{\sum_{i=1}^n (x_i - \bar{x})^2 \cdot \sum_{i=1}^n (y_i - \bar{y})^2}} \quad (1)$$

As illustrated in Fig. 4, we can achieve a higher PSN detection linearity of 0.9986 by selecting the maximum charging voltage of 2.5V. As a result, the VDDH value is set as 2.5V to acquire the higher PSN detection linearity. The size of output capacitor also affects the PSN detection linearity. Based on the analytical results, we select the capacitance of 0.4pF as the output capacitor with the PSN detection linearity of 0.9986. As a result, the PSN can be read clearly with 4.04 times larger average detected PSN voltage difference as compared with the conventional design in [6], as shown in Fig. 5. The linearity can also be enhanced from 0.9291 to 0.9986.




Fig. 3 Comparison of  $V_x$  variation under various power supply noise pulse amplitude in the proposed PSN detection circuit versus the state-of-art PSN detector in [6]




Fig. 4 Analysis of various charging supply voltage for higher PSN detection linearity




Fig. 5 Comparison of detected output voltage difference in the state-of-art PSN detector in [6] and the proposed PSN detector




Fig. 6 Comparison of PSN detection error in the state-of-art PSN detector in [6] and the proposed PSN detector

To evaluate the PSN detection accuracy, we define the PSN detection error as:

$$\text{Detection Error} = \left| \frac{V_x - \bar{V}_x}{V_x} \right| \times 100\% \quad (2)$$

As illustrated in Fig. 6, the PSN detection resolution in [6] is limited to around 100mV and the average PSN detection error is 75.265%. Under the case with 100mV PSN detection resolution, the PSN detection error can be lowered to 15.246 % in our proposed PSN detection circuit. The reason that makes our improvement effective is that we successfully raise the charging voltage to enhance the PSN detection range and provide an independent stable charging path to improve PSN detection linearity.

To evaluate the PSN detection performance, we summarize the comparison results in Table 1. In the proposed PSN detector, the PSN detection linearity can be improved from 0.9291 to 0.9986 in terms of relevance. The detected output variance can be enlarged from 15.82mV to 79.75mV. Therefore, the output dynamic range can be enlarged to 4.04 times. Moreover, the PSN detection error can also be reduced from 75.27% to 15.25%. As a result, the noise detection accuracy can be improved by 4.94 times.

In order to verify the function and performance in silicon, we layout the proposed design in TSMC 0.18 $\mu$ m process as shown in Fig. 7. The silicon area of PSN detector circuit is 15.93 $\mu$ m\*45.93 $\mu$ m, which is dominated by the capacitor. By removing one capacitor, Cr, we can save about 40% silicon area. The PSN detection performance is nearly the same before and after the silicon layout.




Fig. 7 Chip layout of the proposed PSN detector

Table1 Comparison of PSN detection performance

	State-of-Art PSN Detector in [6]	Proposed PSN Detector
<b>Transistor Count</b>	<b>14</b>	<b>13</b>
<b>Capacitor</b>	<b>2</b>	<b>1</b>
<b>Linearity (Relevance)</b>	<b>0.9291</b>	<b>0.9986</b>
<b>Detected Variance (per 100 mV PSN)</b>	<b>15.82mV</b>	<b>79.75mV</b>
<b>Detection Error</b>	<b>75.27%</b>	<b>15.25%</b>

### V. Conclusion

In this paper, we proposed a noise detector with high PSN detection precision and high linearity in CMOS 0.18 $\mu$ m process. The silicon area of the proposed PSN detector circuit is 15.93 $\mu$ m\*45.93 $\mu$ m, which saves 40% as compared with the PSN detector in [6]. By replacing the precharging capacitor with a independent 2.5V supply voltage, the PSN detection linearity can be enhanced from 0.9291 to 0.9986, the output dynamic range can be enlarged to 4.04 times, and the noise detection accuracy can be improved by 4.94 times.

### References

[1] T. Chen, "On the Impact of On-Chip Inductance on Signal Nets under the Influence of Power Grid Noise,"

*IEEE Trans. on VLSI Systems*, Vol. 13, pp. 339-348, Mar. 2005.

[2] P. Heydari, and M. Pedram, "Capacitive Coupling Noise in High-Speed VLSI Circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 24, pp. 478-488, Mar. 2005.

[3] T. Okumoto, M. Nagata, and K. Taki, "A built-in Technique for Probing Power-Supply Noise Distribution Within Large-Scale Digital Integrated Circuits", in *Symposium on VLSI Circuits*, pp. 98-101, Jun. 2004.

[4] M. Nagata, T. Okumoto, and K. Taki, "A Built-in Technique for Probing Power Supply and Ground Noise Distribution Within Large-Scale Digital Integrated Circuits", *IEEE Journal of Solid-State Circuits*, Vol. 40, Issue 4, pp. 813-819, Apr. 2005.

[5] C. Metra, and L. Schiano, "Concurrent Detection of Power Supply Noise", *IEEE Trans. on Reliability*, Vol. 52, Issue 4, pp. 469-475, Dec. 2003.

[6] J. R. Vazquez, and J. P. de Gyvez, "Power Supply Noise Monitor for Signal Integrity Faults", in *Proc. of Design, Automation and Test in Europe Conf.*, Vol. 2, pp. 1406-1407, Feb. 2004.

[7] A. Sehgal, P. Song, and K. A. Jenkins, "On-chip Real-Time Power Supply Noise Detector" in *Proc. of Solid-State Circuits Conf.*, pp. 380-383, Sep. 2006.

[8] K. M. Fukuda, T. Anbo, and T. Tsukada, "Substrate noise measurement by using noise-selective voltage comparators in analog and digital mixed-signal integrated circuits", *IEEE Trans. on Instrumentation and Measurement*, Vol. 48, Issue 6, pp. 1068-1072, Dec. 1999.

[9] M. Fukazawa, K. Noguchi, M. Nagata, and K. Taki, "A built-in power supply noise probe for digital LSIs", in *Proc. of Asia and South Pacific Conf. on Design Automation*, pp. 24-27, Jan. 2006.

[10] H. C. Chow, and Z. H. Hor, "A high performance peak detector sample and hold circuit for detecting power supply noise", in *Proc. of IEEE Asia Pacific Conf. on Circuits and Systems*, pp. 672-675, Dec. 2008.