High-Gain Serial-Parallel Switched-Capacitor Step-Up DC-DC Converter

Yuen-Haw Chang and Song-Ying Kuo

Abstract—A closed-loop scheme of high-gain serial-parallel switched-capacitor step-up converter (SPSCC) is proposed by combining a phase generator and pulse-width-modulation (PWM) controller for step-up DC-DC conversion and regulation. The SC-based converter needs no magnetic element, e.g. inductor and transformer. In this SPSCC, there are two 3-stage SC cells in cascade between source $V_{\rm S}$ and output $V_{\rm O}$, where each cell has 3 pumping capacitors. By using these capacitors charging in parallel and discharging in series, plus the front-stage voltage connected in series, each SC cell can be treated as a small step-up converter with a 4× voltage gain. Thus, this SPSCC is able to boost Vo to 4×4 times voltage of Vs at most just with the fewer number of pumping capacitors (6 totally). Further, the PWM technique is adopted not only to enhance the output regulation for the compensation of the dynamic error between the practical and desired outputs, but also to reinforce output robustness against source or loading variation. Finally, the closed-loop SPSCC is designed by OrCAD SPICE, and simulated for some cases as: (1) steady-state response, (2) dynamic response (source/loading variation).

Index Terms—high-gain; serial-parallel; step-up; pulse-width-modulation; switched-capacitor (SC).

I. INTRODUCTION

ecently, the demand for portable electronic devices has Recently, the demand of the light weight, small volume, multiple functionality and stand-alone power supply, these devices have found their way into many applications, such as PDA, E-book, cellular phone, etc. General speaking, this kind of portable equipments needs a small and compact power converter for converting battery voltage into the desired voltage value. However, the traditional converters have a larger volume and a heavier weight due to inductive elements, e.g. inductors and transformers. The SC-based power converter, possessing the power stage based on charge pump structure, is one of the good solutions to low-power DC-DC conversion because it has only semiconductor switches and capacitors. Unlike traditional ones, inductor-less SC converters have light weight and small volume. Up to now, many SC types have been suggested and the well-known topologies are described as follows. In 1976, Dickson charge pump was proposed with two-phase clock connected with a diode chain via pumping capacitors [1].

But, its drawbacks included the fixed gain and larger device area. In 1997, Ioinovici and Zhu proposed SC circuit based on two symmetrical SC cells, and PWM was used for the output regulation enhancement [2-3]. In 2001, Starzyk presented a multiphase voltage double (MPVD) by multiphase operation. An n-stage Starzyk MPVD can boost voltage gain up to 2^{n} at most [4], i.e. the capacitor count in Starzyk is fewer for the same gain. Following the idea, Chang proposed many SC step-up/down DC-DC/DC-AC converters [5-7]. Nevertheless, some improved spaces still exist as follows:(i) Starzyk MPVD has the merits of fewer capacitor count and high gain, but it needs a complicated multiphase control circuit. Dickson charge pump or Ioinovici SC has a simple two-phase control circuit, but the gain is proportional to capacitor count. In this paper, the SPSCC scheme is presented for a compromise between capacitor count, voltage gain, and phase number of control circuit. Here, we use just 6 pumping capacitors to boost V_0 up to 4×4 times voltage of V_S at most. (ii) Many SC circuits suffer from a limited regulation capability. For example, Starzyk MPVD circuit is fixed, the output voltage is also fixed. In this paper, we adopt PWM technique to compensate the error between the practical and desired outputs so as to enhance the output regulation as well as robustness against source/loading variation.

II. CONFIGURATION OF SPSCC

A. SPSCC scheme

Fig. 1 shows the overall circuit configuration of SPSCC, and it contians two major parts: "power part" and "control part" for achieving the closed-loop step-up DC-DC conversion and regulation.

Firstly, the power part of SPSCC is shown in the upper half of Fig. 1, and it is mainly composed of two SC cells (cell A1 and cellA2) in cascade between source V_S and output V_o. For more details, it includes 6 pumping capacitors (C_{A11}~C_{A13}, C_{A21}~C_{A23}), one output capacitor C_L and 8 switches (S1~S4, S5~S8*), where each capacitor has the same capacitance C (C_{A11}~C_{A13}=C_{A21}~C_{A23}=C). Fig. 2 shows the theoretical waveforms of 4×4 SPSCC in a switching cycle T_S . Each T_S contains four small phases (Phase I, II, III and IV), and each phase has the same phase cycle $T(T = T_S/4)$.

Secondly, the control part of SPSCC is shown in the lower half of Fig.1, and it is composed of low-pass filter (LPF), PWM block, and phase generator. From the view of controller signal flow, the feedback signal V_0 is sent into the OP-amp LPF for high-frequency noise rejection. Next the

Manuscript received December 2, 2011. This work is supported in part by the National Science Council of Taiwan, R.O.C., under Grant NSC 100-2221-E-324-005.

Yuen-Haw Chang and Song-Ying Kuo are with the Department and Graduate Institute of Computer Science and Information Engineering, Chaoyang University of Technology, Taichung, Taiwan, R.O.C. Post code: 413. (e-mail: cyhfyc@cyut.edu.tw, s9927637@cyut.edu.tw).



Fig. 1. Configuration of SPSCC.

filtered signal V₀ is compared with the desired output reference Vref so as to produce the duty-cycle D via the PWM block. The main goal is to keep V₀ on following Vref by closed-loop duty-cycle adjustment. At the same time, the phase generator can be realized by digital logic gates to generate the switch driver signals (S1~S4, S5~S8*, S_{A11}~S_{A16}, and S_{A21}~S_{A26}). In addition, the PWM switch S8* is controlled by using logic-AND combination between S7 and duty-cycle D. In this paper, by using the PWM control, the regulation capability of SPSCC will be improved for different desired output.

B. Operation of SPSCC

In order to achieving step-up function, this converter needs two basic ways: charging into capacitors in parallel and discharging from capacitors in series. Next, we explain the detailed running steps of SPSCC for boosting the voltage gain of 4×4 , 3×3 , 2×2 , respectively.

Operation of 4×4 SPSCC

(Please see the symbol "——" of Fig. 3.)

(i) Phase I:

(ii)

S1, S2, S_{A11} ~ S_{A14} : turn on. Then, the Phase I topology is shown in Fig. 3(a). C_{A11} ~ C_{A13} (Cell A1) are charged in parallel by the V_S . Phase II:

S3, S4, S5, S6, S_{A15} ~ S_{A16} , S_{A21} ~ S_{A24} : turn on. The Phase II topology is shown in Fig. 3(b). C_{A11} ~ C_{A13} (Cell A1) are discharged in series with the V_S to transfer the power to C_{A21} ~ C_{A23} (Cell A2) in parallel.

(iii) Phase III:

It repeats Phase I operation as in Fig. 3(c). C_{A11} ~ C_{A13} (Cell A1) are charged in parallel by the V_S.

(iv) Phase IV:

S3, S4, S7, S8* (PWM), S_{A15} ~ S_{A16} , S_{A25} ~ S_{A26} : turn on. The Phase IV topology is shown in Fig. 3(d). C_{A11} ~ C_{A13} (Cell A1), C_{A21} ~ C_{A23} (Cell A2) are discharged in series with the V_S to supply load R_L via PWM control of S8*.

Operation of 3×3 *SPSCC*

(Please see the symbol "---" of Fig. 3.)

(i) Phase I:

S1, S2, S_{A11} ~ S_{A13} : turn on. Then, the Phase I topology is shown in Fig. 3(a). C_{A11} ~ C_{A12} (Cells A1) are charged in parallel by the V_S .

(ii) Phase II:

S3, S4, S5, S6, S_{A12} , S_{A15} , S_{A21} ~ S_{A23} : turn on. The Phase II topology is shown in Fig. 3(b). C_{A11} ~ C_{A12} (Cell A1) are discharged in series with the V_S to transfer the power to C_{A21} ~ C_{A22} (Cell A2) in parallel.

- (iii) Phase III: It repeats Phase I operation as in Fig. 3(c). $C_{A11} \sim C_{A12}$ (Cell A1) are charged in parallel by the V_S.
- (iv) Phase IV: S3, S4, S7, S8* (PWM), S_{A12}, S_{A15}, S_{A22}, S_{A25}: turn on. The Phase IV topology is shown in Fig. 3(d). $C_{A11}\sim C_{A12}$ (Cell A1), $C_{A21}\sim C_{A22}$ (Cell A2) are discharged in series with the V_S to supply load R_L via PWM control of S8*.





Operation of 2×2 SPSCC

(Please see the symbol " $- \cdot -$ " of Fig. 3.)

(i) Phase I:

S1, S2, S_{A11} : turn on. Then, the Phase I topology is shown in Fig. 3(a). C_{A11} (Cell A1) are charged in parallel by the V_S.

(ii) Phase II:

S3, S4, S5, S6, S_{A11} , S_{A21} : turn on. The Phase II topology is shown in Fig. 3(b). C_{A11} (Cell A1) are discharging in series with the V_S to transfer the power to C_{A21} (Cell A2) in parallel.

(iii) Phase III: It repeats Phase I operation as in Fig. 3(c). C_{A11} (Cell A1) are charged in parallel by the V_s.

(iv) Phase IV:

S3, S4, S7, S8* (PWM), S_{A11} , S_{A21} : turn on. The Phase IV topology is shown in Fig. 3(d). C_{A11} (Cell A1), C_{A21} (Cell A2) are discharged in series with the V_S to supply load R_L via PWM control of S8*.

By changing the operation of the switches, the SPSCC has the different circuit topologies so as to obtain the various boosting gains (e.g. 4×4 , 3×3 , 2×2). The switch operation for the various gains is shown in Table I, where S8* is a PWM-ON switch.

III. SIMULATION OF SPSCC

In this section, based on Fig. 1, the closed-loop SPSCC converter is designed and simulated by OrCAD SPICE tool. The results are illustrated to verify the efficacy of the proposed scheme. The main function of SPSCC is to convert V_0 to 4×4, 3×3, 2×2 times voltage of V_s at most ($V_s = 3V$) for supplying load R_L (300 Ω) at switching

III III III Phase Π IV Π IV Π T **S**1 • • • • • • S2 • • • • • • **S**3 • • • • • **S**4 • • • • • **S**5 • • • **S6** • • • **S**7 • • S8* • • $S_{\underline{A11}}$ • • • • • • • S_{A12} • • • • • • S_{A13} • • • • $\underline{S_{A14}}$ • • S_{A15} • • • ٠ $S_{\underline{A16}}$ • • $S_{\underline{A21}}$ • • • S_{A22} • • • S_{A23} • • S_{A24} • S_{A25} • . S_{A26} •

 4×4

Stage

TABLE I SWITCH OPERATION OF SPSCC (•: ON)

 3×3

 2×2

IV

•

•

•

•

•

•

frequency $f_{\rm S}$ (40kHz). The parameters are listed as: C = 400µF, C_L = 550µF (ESR 8mΩ), and the on-state resistance of switches is assumed at 0.005mΩ. Some cases will be simulated and discussed, including: (i) steady-state response, (ii) dynamic response (source/loading variation).

(i) Steady-state response:

The closed-loop $4 \times 4/3 \times 3/2 \times 2$ SPSCC is simulated for Verf = 47.5V/27.0V/12.0V respectively, and then these output results are obtained as shown in Fig. 4(a)-(b)/Fig. 4 (c)-(d)/Fig. 4(e)-(f). In Fig. 4(a), it is found that the settling time is about 20ms, and the steady-state value of V_0 is really reaching 47.18V, and converter is stable to keep V_0 following Vref (47.5V). In Fig. 4(b), the output ripple percentage is measured as $rp = \Delta vo/V_0 = 0.0317\%$, and the power efficiency is obtained as $\eta = 99.4\%$. In Fig. 4(c), it is found that the settling time is smaller than 15ms, and the steady-state value of Vo is really reaching 26.74V, and converter is stable to keep Vo following Vref (27.0V). In Fig. 4(d), the output ripple percentage is measured as rp = $\Delta vo/V_0 = 0.0281\%$, and the power efficiency is obtained as $\eta = 99.6\%$. In Fig. 4(e), it is found that the settling time is smaller than 10ms, and the steady-state value of V₀ is really reaching 11.934V, and converter is stable to keep V₀ following Vref (12.0V). In Fig. 4(f), the output ripple percentage can be easily found as $rp = \Delta vo/V_0 = 0.0335\%$, and the power efficiency is obtained as $\eta = 99.3\%$. Obviously, these results show that the step-up converter has a pretty good steady-state performance.

(ii) Dynamic response:

Since the source voltage is decreasing naturally with the running time of battery, or varying due to the bad quality battery, the output robustness against source noises must be considered. In the first case, it is assumed that source voltage starts at DC 3.0V, and then have a voltage drop at 20ms form $3.0V \rightarrow 2.5V$ as in the upper half of Fig. 5(a).



From the lower half of Fig. 5(a), obviously, V_0 is still keeping on 39V (Vref=39V), even though V_s has the disturbance lower than standard source of 3.0V. In the second case, assume that V_s is the DC value of 3.0V and extra plus a sinusoidal disturbance of $0.3V_{P-P}$ as in the

upper half of Fig. 5(b), and the waveform of V_o is shown in the lower half. Cleary, V_o is still keeping Vref (47.5V) in spite of sinusoidal disturbance. In the third case, the regulation capability for loading variation is discussed. Assume R_L is 300 Ω normally, and it changes from 300 Ω to

26.78 503 26.77 40 26.76 30\ 26.75 26.74 20\ 26.73 10V 26.72 26.71V 49.70m 0 49.80ms 49.75ms 49.85ms 49.90ms 49.95ms 50ms 50 ms 10ms 20ms 30ms 40ms (d) rp = 0.0281%. (3×3 SPSCC) (a) $V_0 = 47.18V. (4 \times 4 SPSCC)$ 47.24 14\ 12 47.22 10V 47.20 8V 47.18 6V 47.16 4 47.14 2V 47.12V 49.70ms 01 50ms 30ms 49.75ms 49.80ms 49.85ms 49.90ms 49.95ms 10ms 20ms 40ms 50ms (e) $V_0 = 11.934V.$ (2×2 SPSCC) (b) rp = 0.0317%. (4×4 SPSCC) 28 11.950V 24 11.945 201 11.940 16 11.935 12 11.930 81 4 11.925 11.920V 49.50m 0V 30ms 10ms 20ms 40ms 50ms 49.60m 49.70ms 49.80ms 49.90ms 50ms (c) $V_0 = 26.74V.$ (3×3 SPSCC) (f) rp = 0.0335%. (2×2 SPSCC)

Proceedings of the International MultiConference of Engineers and Computer Scientists 2012 Vol II, IMECS 2012, March 14 - 16, 2012, Hong Kong

Fig. 4. SPSCC steady-state response.

 60Ω at 20ms. After a short period, the load recovers from 60Ω to 300Ω at 40ms, i.e. R_L = $300\Omega \rightarrow 60\Omega \rightarrow 300\Omega$. Fig. 5(c) shows the transient waveform of V₀ at the moment of loading variations. It is found that V₀ has a small drop at 20ms~40ms and the curve shape becomes thicker during the heavier load, i.e. the output ripple becomes bigger at this moment. These results show that the closed-loop SPSCC has the good output robustness to source/loading variations.

IV. CONCLUSIONS

A closed-loop scheme of high-gain SPSCC is proposed by combining a phase generator and PWM controller for step-up DC-DC conversion and regulation. The advantages of the proposed scheme are listed as follows. (i) The SC-based SPSCC needs no magnetic element, so I.C. fabrication will be promising. (ii) This SPSCC use just 6 pumping capacitors to boost V_0 up to 4×4 times voltage of V_s at most. (iii) By changing the operation of the switches, the SPSCC has the different circuit topologies so as to obtain the various boosting gains (e.g. 4×4 , 3×3 , 2×2). (iv) Since using COMS gate as a bidirectional switch, it is helpful to integrate various the step-up topologies into one structure. (v) By using PWM technique, the output regulation is enhanced as well as robustness to source/loading variation. At present, we have implemented the hardware of SPSCC as shown the photo in Fig. 6. Next, some more experimental results will be obtained and measured for the verification of our SPSCC.



REFERENCES

- J. K. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," *IEEE J. Solid-State Circuit*, vol. SC:-11, pp. 374–378, Fed. 1976.
- [2] S. V. Cheong, S. H. Chung, and A. Ioinovici, "Duty-cycle control boosts dc-dc converters," *IEEE Circuits and Devices Mag.*, vol. 9, no.2, pp.36-37, 1993.
- [3] Guangyong Zhu, Adrian Ioinovici, "DC-to-DC converter with no magnetic elements and enhanced regulation," *IEEE Transactions* on Aerospace and Electronic Systems vol. 33, no. 2, pp.499-505, Apple 1997.
- [4] Starzyk, J.A., Ying-Wei Jan, Fengjing Qiu, "A DC-DC charge pump design based on voltage doublers," *IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications*, vol. 48, no. 3, pp. 350-359 March 2001.



- Fig. 6. Hardware implementation of SPSCC.
- [5] Y.-H. Chang, "Design and analysis of pulse-width-modulationbased two-stage current-mode multi-phase voltage doubler," *IET Circuits Devices Systems*, vol. 4, issue 4, pp. 269-281, July, 2010.
- [6] Y.-H. Chang, "Design and analysis of multistage multiphase switched-capacitor boost DC-AC inverter," *IEEE Trans. Circuits* and Systems-I: Regular paper, vol. 58, no. 1, pp. 205-218, January, 2011.
- [7] Y.-H. Chang, "Variable-conversion-ratio multistage switchedcapacitor-voltage-multiplier/divider DC-DC converter," *IEEE Transactions on Circuit and Systems-I: Regular Papers*, vol. 58, no. 8, pp. 1944-1957, August 2011.