

A Novel High Performance Nanoscaled Dopingless Lateral *PNP* Transistor on Silicon on Insulator

Faisal Bashir, Sajad A Loan*, *Member, IAENG*, M. Nizamuddin, Humyra Shabir, Asim. M. Murshid, M. Rafat, Abdul Rahman M. Alamoud and Shuja A. Abbasi

Abstract— In this paper we propose a novel lateral *pn*p bipolar transistor on silicon on insulator. The novelty of the device is the realization of *p*-emitter, *n*-base and *p*-collector regions in an undoped silicon film by using the concept of charge plasma. The *n* and *p* regions in the proposed *pn*p transistor are not realized by the conventional diffusion or ion implantation techniques. However, *n* and *p* charge plasma is created by using of metals of different work functions to realize emitter, base and collector regions. The 2D simulation study has revealed that a very high current gain is achieved in the proposed device in comparison to conventional *pn*p transistor. Further, since the proposed device is not using the conventional ways of creating different doping regions, therefore, various doping related issues related to doping fluctuations, doping activations and the requirement of high temperature annealing are absent in the proposed device and is hence more robust and reliable.

Index Terms— Charge plasma, SOI, lateral BJT, current gain.

I. INTRODUCTION

The increasing demand of higher performance portable devices has provided enough motivation to device designers to go for the system on chips (SoC). In a SoC, the entire system, which may a multi signal and/or multi technology, is fabricated on a single substrate. Among many technologies which are being used to realize a SoC efficiently, the bipolar-CMOS technology (BiCMOS) is potentially favorable and strong. BiCMOS is the only technology providing bipolar and CMOS domains together. Bipolar technology is best suited for the realization of analog circuitry, as it provides large output resistance (desirable for many analog applications), high transconductance and high speed [1-2]. For designing high performance push-pull circuits and active resistors for

analog applications, a high performance *pn*p BJT is highly desirable. The *pn*p bipolar transistors can act as efficient drivers in the output stages of analog devices, like operational amplifiers, by reducing the supply current [3-4]. Further, complementary bipolar technology using *npn* and *pn*p bipolar transistors have applications in amplifiers, feedback circuits, current mirrors and push pull circuits. The performance of BiCMOS can be significantly improved if it is realized on SOI substrates. The SOI-BiCMOS possesses superior dc/ac isolation, reduces noise, higher speed, reduced cross talk etc. However, the technology is complex and costlier, as there are severe compatibility problems between vertical bipolar junction transistor (BJT) and CMOS devices. The problems of SOI-BiCMOS can be addressed by using lateral BJTs instead of vertical, as lateral BJT share fabrication scheme with CMOS and is more compatible with it. However, the lateral BJTs are inferior to vertical ones in terms of cutoff frequency (f_T) and current gain (β) due to large base resistance [5-10].

Keeping in mind the broad range of applications of *pn*p transistor, efforts have been made in this work to improve the performance of a lateral *pn*p transistor on SOI. The problem of poor current gain in a lateral *pn*p BJT has been addressed by proposing a new structure of lateral *pn*p transistor on SOI. The proposed device uses the concept of charge plasma [11-14] to realize emitter, base and collector regions and is being called as lateral *pn*p bipolar charge plasma transistor (BCPT). The p^+ emitter, *n* base and *p* collector regions have been creating not by using conventional ion implantation or diffusion techniques, however, by using metals of different work functions. These metals induce *p* and *n* type doping in a thin undoped silicon film. A significant improvement in current gain is achieved in the proposed device in comparison to the conventional *pn*p transistor. The 2D simulation study using Atlas device simulator [15] has shown a significant improvement in the current gain in comparison to the conventional *pn*p transistor. However, cutoff frequency is poor in the proposed device and need to be improved to use the device for high frequency applications. Further, the proposed device is robust and reliable as doping related issues like doping fluctuations, doping activations and the requirement of high temperature annealing are absent in the proposed device.

This paper is divided into five sections. Section II discusses the proposed and the conventional devices and their parameters. Section III discusses various simulation models used in the study. The results and discussion have been done in section IV. Section V concludes the paper.

Manuscript received December 26, 2013; revised January 23, 2014. The authors would like to acknowledge the support from NPST Saudi Arabia (11-NAN-2018-02). Dr. Sajad A Loan is associated with Jamia Millia Islamia (Central University) New Delhi, where he works as a Sr. Assistant Professor. (*Corresponding author: sajadiitk@gmail.com). Faisal Bashir, Humyra Shabir and M. Nizamuddin are also associated with Jamia Millia Islamia, where they are pursuing their PhD. Prof. M. Rafat is also associated with Jamia Millia Islamia, New Delhi. Dr. Asim. M. Majeed is associated with Kirkuk University Iraq. Prof. Shuja A. Abbasi and Prof. Abdul Rahman Alamoud are associated with the Electrical Engineering Department, King Saud University.

II. DEVICE SCHEMATICS AND SIMULATION PARAMETERS

The schematic diagrams of the proposed lateral *pnp* BCPT and the conventional lateral BJT are shown in Figure 1. The




Figure 1: Schematic diagrams of (a) Conventional BJT and (b) Proposed *pnp* BCPT.

proposed and the conventional devices use the background *p* type doping of $N = 1 \times 10^{13} /\text{cm}^3$, the buried-oxide layer thickness (t_{box}) of 375 nm, the gate-oxide thickness (t_{ox}) of 5 nm and the silicon film thickness (t_{Si}) of 15 nm. The electrode lengths of the emitter, base, and collector regions are chosen to be 0.2, 0.1, and 0.4 μm , respectively in the proposed device. For creating the emitter, by inducing holes in the undoped silicon body, platinum (work function $\Phi = 5.65$ eV) is employed as the emitter electrode metal. For inducing electrons to create the base region, hafnium (work function $\Phi = 3.90$ eV) is used. As the collector of *p-n-p* transistor needs to have a lower carrier concentration than the base region, to induce holes to create the collector region, Au (work function $\Phi = 5.0$ eV) is used. The separation between the electrodes (L_S) in the proposed device is taken as 100 nm. It is also important to choose an appropriate thickness for the silicon film to maintain uniform induced carrier distribution through-out the silicon thickness and it has to be kept within the Debye length [11-14].

III. DEVICE SIMULATION MODELS

A two dimensional (2D) device simulator Atlas [15] has been used to simulate the devices. To accurately design and simulate the devices, various models have been used. The models include *fdmob*, *consrh*, *auger* and *BGN* etc. The recombination effects are taken into account by using Klassens's model [16-18] for concentration dependent lifetimes for Shockley-Read-Hall (SRH) recombination with intrinsic carrier life times $n_{\text{ie}} = n_{\text{ih}} = 0.2\mu\text{s}$. The other models used include Fermi-Dirac distribution, Philips unified mobility model, band gap narrowing (*BGN*) model [12-14]

,Selberherr impact ionization model (*selb*) [19] and Shirahata mobility model [20].

IV. SIMULATION RESULTS AND DISCUSSION

The important phenomenon in this work is the creation of charge plasma of different types (*n* and *p*) and different concentrations. This is being done by using metals of different work functions, as mentioned above. The induced charge plasma concentration in the emitter, base and collector regions, taken along a cross section at a distance of 2 nm, is shown in Figure 2. It shows the induced charge concentration for both equilibrium conditions (with $V_{\text{BE}} = 0\text{V}$ and $V_{\text{CE}} = 0\text{V}$) and non-equilibrium conditions like forward active mode (with $V_{\text{BE}} = 0.7\text{V}$ and $V_{\text{CE}} = 1\text{V}$). The induced concentrations in the emitter, base and collector regions are $p_{\text{E}} = 2 \times 10^{18} /\text{cm}^3$, $n_{\text{B}} = 1 \times 10^{20} /\text{cm}^3$ and $p_{\text{C}} = 2 \times 10^{17} /\text{cm}^3$ respectively.

Figure 3 shows the band diagrams of the proposed device under equilibrium and non equilibrium conditions. Figure 3(a) shows that the alignment of quasi Fermi levels under equilibrium conditions for both electrons and holes.






Figure 2: Total carrier concentration in the proposed *pnp* BCPT structure for different bias conditions (under thermal equilibrium and under non-equilibrium conditions).

As expected, the quasi Fermi levels for electrons and holes under equilibrium conditions are aligned, as shown in Figure 3 (a). Figure 3(b) shows the band diagram for the proposed device under forward active mode. Under non-equilibrium conditions, the alignment breaks, there are different quasi Fermi levels for electrons and holes. This can be attributed to high plasma concentration on either side of the forward biased base-emitter junction.





(b)

Figure 3: Energy band diagrams of the *pnp* BCPT structure for different bias conditions (a) under thermal equilibrium (b) under non-equilibrium conditions.

The important characteristics of Gummel plots of the proposed and the conventional devices are shown in Figure 4. It is clear that the base current of the proposed *pnp* BCPT device is significantly lower than the conventional BJT. This can be attributed to the presence of Surface Accumulation Layer Transistor (SALTran) effect [21-22]. Figure 5 shows the comparison of the current gains of the proposed and the conventional devices. It is clear that the current gain is significantly higher in the proposed *pnp*-BCPT device. The higher current gain can be due to accumulation of holes at the surface. The accumulation of holes results in an electric field due to the concentration gradient from the metal–semiconductor interface toward the emitter–base junction. This electric field repels the minority carrier electrons injected from the base into emitter and subsequently reduces the base current. Hence a large current gain is achieved in the proposed device in comparison to the conventional *pnp* transistor. Further it is observed that the peak current gain of proposed *pnp* BCPT is 1450 and that of conventional *pnp* BJT is around 10. One of the biggest problem with the proposed device is its poor cutoff frequency in comparison to the conventional device. Figure 6 shows that the cutoff frequency is lower in the proposed device in comparison to the conventional device. Therefore, it cannot be used efficiently for high frequency applications. Hence it is mandatory to address the f_T problem of the proposed device to increase its application domain.




Figure 4: Gummel plots for the conventional *pnp* BJT and the proposed *pnp* BCPT structures.




Figure 5: Current gain comparison of the conventional *pnp* BJT, *pnp* BCPT structures.

Figure 6 shows that the cutoff frequency of *pnp* conventional BJT is 1.15 GHz and that of the proposed *pnp* is 0.92 GHz. The lower cutoff frequency in the proposed device can be attributed to higher parasitic capacitance and the presence of gaps in the proposed device. The output characteristics of the proposed device are shown in Figure 7. It is clear that the proposed device has reasonably good breakdown strength.




Figure 6: Cutoff frequency (f_T) comparison of the conventional *pnp* BJT, *pnp* BCPT structures.




Figure 7: Output Characteristics of proposed *pnp* BCPT

Figure 8 and Figure 9 show the effect of emitter electrode work function variations on the current gain and the cutoff frequency of the proposed device. It is observed that work function variation significantly changes the current gain and

the cutoff frequency of the proposed device. This can be attributed to the fact that the change in work function of emitter electrode changes the charge plasma concentration in the emitter, which changes emitter efficiency and in turn changes current gain and cutoff frequency. It is seen from Figures (8 and 9) that the cutoff frequency and the current gain increase with the increase in emitter work function. However, increase cannot be linear and can saturate after some threshold emitter work function.




Figure 8: Variation of current gain with Emitter work-function




Figure 9: Variation of cutoff frequency (f_T) with Emitter work-function

V. CONCLUSIONS:

In this paper, the charge plasma concept has been used to improve the performance of a lateral *pnp* transistor. Metals of different work functions has been used to induce *p* type and *n* type doping concentration in a thin silicon film of around 15 nm to realize emitter, base and collector regions. The simulation study has shown that a large current gain is achieved in the proposed device in comparison to the conventional device. Further, the proposed device is highly reliable as there are no doping related issues like doping fluctuations, doping activations and the requirement of high temperature. The major problem in the proposed device is the poor cutoff frequency, which need to be improved on priority.

REFERENCES

- [1] T. H. Ning , “Why BiCMOS and SOI BiCMOS” *IBM J. Res. Dev.* Vol. 46, pp. 181–186, 2002
- [2] Washio K SiGe HBT and BiCMOS technologies for optical transmission and wireless communication systems *IEEE Trans. Electron Devices* vol. 50, pp. 656–658, 2003
- [3] Rashid Bashir *et. al* “A Complementary Bipolar Technology Family With a Vertically Integrated PNP for High-Frequency Analog Applications” *IEEE Transactions On Electron Devices*, Vol. 48, NO. 11, NOVEMBER 2001.
- [4] Mitchell M., Nigrin S., Cristiano F., Ashburn P., and Hemment P.: ‘Characterization of NPN and PNP SiGe hetero-junction bipolar transistors formed by Ge+ implantation’. Symp. High Performance Electron Devices for Microwave Optoelectronics, pp. 254–259 November 1999,
- [5] Q. Quyang, J. Cai, T.H. Ning and J. B. Johnson, “A simulation study on thin SOI bipolar transistors with fully or partially depleted collector” *IEEE BCTM*. vol. 1, pp. 28–31, 2002
- [6] S. A. Loan, S. Qureshi, and S. S. K. Iyer, “A novel high breakdown voltage lateral bipolar transistor on SOI with multizone doping and multistep oxide,” *Semicond. Sci. Technol.*, vol. 24, no. 2, Feb. 2009
- [7] J. Cai and T.H. Ning, “Bipolar high speed bipolar transistors on thin SOI: concept, status and prospect” *Proc. of IEEE Int. Conf. On Solid State and IC Technology*, pp 2102–2107, 2004
- [8] I. H. M. Sun, W. T. Ng, K. Kanekiyo, T. Kobayashi, H. Mochizuki and M. Toita *et al* Lateral high speed bipolar transistors on SOI for RF SoC applications *IEEE Trans. Electron Devices*, no. 52, pp. 1376–1383, 2005
- [9] H. Ni, T. Yamada, K. Inoh, T. Shino, S. Kawanaka, M. Yoshimi, and Y. Katsumata, “A novel lateral bipolar transistor with 67 GHz f_{max} on thin-film SOI for RF analog applications,” *IEEE Trans. Electron Devices*, vol. 47, no. 7, pp. 1536–1541, Jul. 2000.
- [10] S. A. Loan, S. Qureshi and S. S. K. Iyer “A Novel Partial Ground Plane Based MOSFET on Selective Buried Oxide: 2D Simulation Study,” *IEEE Transactions on Electron Devices*, Vol. 57, No. 3, pp. 1–10, March 2010.
- [11] B. Rajasekharan, C. Salm, R. J. E. Hueting, T. Hoang, and J. Schmitz, “The charge plasma p-n diode,” *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1367–1369, Dec. 2008.
- [12] B. Rajasekharan, R. J. E. Hueting, C. Salm, T. van Hemert, R. A. M. Wolters, and J. Schmitz, “Fabrication and characterization of the charge-plasma diode,” *IEEE Electron Device Lett.*, vol. 31, no. 6, pp. 528–530, Jun. 2010.
- [13] M. J. Kumar, and K. Nadda, Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device, *IEEE Transactions on Electron Devices*, vol. 59, no. 4, April 2012
- [14] S. A. Loan *et. al*, “A high performance charge plasma based lateral bipolar transistor on selective buried oxide” *Semicond. Sci. Technol.* Vol. 29, 2014
- [15] *ATLAS Device Simulation Software*, Silvaco Int., Santa Clara, CA, 2010.
- [16] D. B. M. Klassen, “A unified mobility model for device simulation—I: Model equations and concentration dependence,” *Solid State Electronics*, vol. 35, no. 7, pp. 953–959, Jul. 1992.
- [17] D. B. M. Klaassen, J. W. Slotboom, and H. C. De Graaff, “Unified apparent band-gap narrowing in n- and p- type silicon,” *Solid State Electronics*, vol. 35, no. 2, pp. 125–129, Feb. 1992.
- [18] D. B. M. Klassen, “A unified mobility model for device simulation—II: Temperature dependence of carrier mobility and lifetime,” *Solid State Electronics*, vol. 35, no. 7, pp. 961–967, Jul. 1992.
- [19] S. Selberherr, *Analysis and Simulation of Semiconductor Devices*. Wien, NY: Springer-Verlag, 1984.
- [20] M. Shirahata, H. Kusano, N. Kotani, S. Kusanoki, and Y. Akasaka, “A mobility model including the screening effect in MOS inversion layer,” *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 11, no. 9, pp. 1114–1119, Sep. 1992.
- [21] M. J. Kumar and V. Parihar, “Surface Accumulation Layer Transistor (SALTran): A new bipolar transistor for enhanced current gain and reduced hot-carrier degradation,” *IEEE Trans. Device Mater. Rel.*, vol. 4, no. 3, pp. 509–515, Sep. 2004.
- [22] M. J. Kumar and P. Singh, “A super beta bipolar transistor using SiGe base surface accumulation layer transistor (SALTran) concept: A simulation study,” *IEEE Trans. Electron Devices*, vol. 53, no. 3, pp. 577–579, Mar. 2006.