Floating Capacitance Multiplier Circuit Using Full-Balanced Voltage Differencing Buffered Amplifiers (FB-VDBAs)

Jirapun Pimpol\textsuperscript{1} Orapin Channumsin\textsuperscript{1} and Worapong Tangsrirat\textsuperscript{2}, Member, IAENG

Abstract—This paper presents the resistor-less realization of a floating capacitance multiplier circuit using full-balanced voltage differencing buffered amplifiers (FB-VDBAs) as active components. The presented capacitance simulator contains only two FB-VDBAs together with a single grounded capacitor without any passive resistors. The equivalent capacitance value of the realized capacitance simulator can be tuned electronically by controlling the transconductance values of the FB-VDBAs. An application of the proposed tunable capacitance multiplier in realizing the RLC bandpass filter is also introduced. Simulations by PSpICE program for standard 0.35-\textmu m BiCMOS process parameter have been provided to verify the theory.

Index Terms— full-balanced voltage differencing buffered amplifier (FB-VDBA), electronically tunable, resistor-less circuit, floating capacitance multiplier.

I. INTRODUCTION

In the design of integrated circuits, it is still a limiting impractical to fabricate large-valued physical capacitors because of occupied chip area [1]. This justifies the existences of many design techniques for implementing capacitance multiplier circuits using various modern electronic active building elements [2]-[13]. However, all of them need either two of more active devices or more than one passive element for floating capacitance simulation [2]-[13]. The simulator presented in [3]-[7] employ floating passive components, which is not very attractive for further integration. Moreover, the works of [3]-[5], [7]-[11] still use some external passive resistors. It should be noted that the circuit using a minimum number of active and passive elements is important from the point of view of VLSI implementation, power consumption, cost and area on the chip.

Recently, the newly introduced active element called full balanced voltage differencing buffered amplifier (FB-VDBA) [14]. To demonstrate the usefulness and easy implementation in fully-balanced structures, several interesting applications of FB-VDBA in mainly analog signal processing and generation circuits were also introduced [14]-[18]. The major advantage of the FB-VDBA can be thought as the feasibility and versatility. This is due to the fact that the FB-VDBA combines the simplicity of the fully-balanced structure with the classical voltage differencing feature of the VDBA.

The solution proposed here consists of a floating capacitance multiplier circuit made up of two FB-VDBAs and one grounded capacitor. The resulting circuit is canonic in nature and resistor-less structure, as well as very suitable for integrated circuit implementation point of view. The equivalent capacitance value ($C_{eq}$) of the proposed actively simulated floating capacitor can be adjustable electronically by the transconductance gains of the FB-VDBAs. To further demonstrate the usability of the floating capacitance simulator, an active $RLC$ bandpass filter design has been given. PSpICE simulation results are given to verify the workability of the designed floating simulator circuit and its application.

![Fig. 1 Schematic symbol of the FB-VDBA.](image-url)

II. DESCRIPTION OF THE FB-VDBA

The circuit symbol of the FB-VDBA is shown in Fig. 1. The FB-VDBA device has a pair of high-impedance differential voltage inputs labeled $p$ and $n$, and a pair of high-impedance current outputs named $z+$ and $z-$, and low-impedance outputs of voltage buffer named $w+$ and $w-$. The terminal relations of the FB-VDBA can be expressed by the following matrix

$$
\begin{pmatrix}
 v_+ \\
 v_- \\
 i_z^+ \\
 i_z^-
\end{pmatrix}
= \begin{pmatrix}
 v_p \\
 v_n \\
 0 \\
 0
\end{pmatrix}
$$

Manuscript received January 12, 2016; revised January 19, 2016.

This work was supported by Faculty of Engineering, Department of Electronic and Telecommunication Engineering, Rajamangala University of Technology Isan (RMUTI), Khonkaen Campus.

\textsuperscript{1}J. Pimpol and O. Channumsin are with the Faculty of Engineering, Rajamangala University of Technology Isan (RMUTI), Khonkaen Campus, Srichan road, Muang, KhonKaen 40000, Thailand (e-mail: jirapun.pi@rmuti.ac.th and orapin.ch@rmuti.ac.th).

\textsuperscript{2}W. Tangsrirat is with the Faculty of Engineering, King Mongkut’s Institute of Technology Ladkrabang (KMITL), Chalongkrung road, Ladkrabang, Bangkok 10520, Thailand (e-mail: worapong.ta@kmitl.ac.th).

ISBN: 978-988-14047-6-3

ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online)
equation [14]:

\[
\begin{bmatrix}
  i_{z+} \\
  i_{z-} \\
  v_{w+} \\
  v_{w-}
\end{bmatrix} =
\begin{bmatrix}
  g_m & -g_m & 0 & 0 \\
  -g_m & g_m & 0 & 0 \\
  0 & 0 & 1 & 0 \\
  0 & 0 & 0 & 1
\end{bmatrix}
\begin{bmatrix}
  v_p \\
  v_n \\
  v_{x+} \\
  v_{x-}
\end{bmatrix}
\]

(1)

where the parameter \( g_m \) implies the transconductance gain of the FB-VDBA. In Eq.(10), the \( g_m \)-value is possible to control electronically via the external supplied current or voltage.

Recently, the possible realization of the FB-VDBA in BiCMOS technology is introduced. Fig. 2 shows the internal BiCMOS structure of the recently introduced FB-VDBA [18]. It is designed by combining bipolar and CMOS technologies in order to utilize the main advantages of each technology, i.e., higher transconductance, higher frequency, low power consumption, and small silicon area. The FB-VDBA in Fig.2 is a combination of the transconductance amplifier as the input stage (\( M_1-M_6, Q_1-Q_4 \)), the mirror stages (\( Q_5-Q_9, Q_{10}-Q_{12} \) and \( Q_{13}-Q_{14} \)) transfer the current to ports \( z+ \) and \( z- \), respectively, and the unity-gain voltage buffer as the output stage (\( M_7-M_9, Q_5-M_10 \)). The small-signal effective transconductance \( (g_m) \) of the FB-VDBA can be written as:

\[
g_m = \frac{I_B}{V_T}
\]

(2)

Where \( V_T \approx 26 \text{ mV} \) at 27 °C is the thermal voltage. Eq.(2) indicates that the \( g_m \)-value of the realized FB-VDBA is tunable linearly and electronically by an external DC bias current \( I_B \).

Moreover, if we assume all the transistors operate in the active region. Therefore, the elective small-signal voltage gains in Fig. 2 are approximately to:

\[
\frac{v_{w+}}{v_z} \approx \frac{g_5g_6}{g_4g_5}
\]

and

\[
\frac{v_{w-}}{v_z} \approx \frac{g_7g_9}{g_8g_{10}}
\]

(3)

(4)

where \( g_i \) denotes the conductance of transistor \( M_i (i = 1, 2, \ldots, 10) \). Assume that all the transistors have the same \( g_r \)-values, thus \( v_{w+} \approx v_z \) and \( v_{w-} \approx v_z \) as expected.

III. PROPOSED FLOATING CAPACITANCE MULTIPLIER

The proposed floating capacitance simulator circuit using FB-VDBAs as active elements is shown in Fig. 3. The proposed floating inductor constructionly two FB-VDBAs and one grounded capacitor without external passive resistor requirement, thus, the floating capacitor is canonical structure and also more suitable for integrated circuit implementation point of view. Circuit calculation of the proposed circuit in Fig. 3 shows that the input impedance is equal to:

\[
Z_{in} = \frac{v_1 - v_2}{i_c} = \frac{g_{m1}}{sC_1g_{m2}}
\]

(5)

where the parameter \( g_m \) denotes the transconductance value of \( i \)-th FB-VDBA \((i = 1, 2)\).

Fig. 2. BiCMOS realization of the FB-VDBA [18].
Eq. (5) indicates that the proposed circuit can simulate a floating capacitor with an equivalent capacitance $C_{eq}$:

$$C_{eq} = \frac{C_m g_{m2}}{g_{m1}}$$

(6)

It is to be noted form eq.(5) that the $C_{eq}$ value is adjustable electronically by tuning $g_{m1}$ and/or $g_{m2}$.

**IV. CIRCUIT PERFORMANCE SIMULATIONS**

The performance verification of the proposed FB-VDBA realization in Fig. 3, the circuit was simulated on PSPICE program. In simulations, the FB-VDBA given in Fig. 2 was implemented with standard 0.35-µm BiCMOS process parameters [18]. Transistor aspect ratios (W/L in µm/µm) were selected as: 14/0.7 and 56/0.7 for $M_1$-$M_2$ and $M_1$-$M_{10}$, respectively. The circuit was biased at: $I_b = 25 \mu A$ under the supplied voltages of $+V = -V = 1 \text{ V}$.

The simulation results of the proposed floating capacitor in Fig. 3 are also performed with the following active and passive components: $C_1 = 0.1 \text{ nF}$, $g_{m2} = 1.92 \text{ mA/V}$, $g_{m1} = 3.84 \text{ mA/V}$, $g_{m1} = 1.28 \text{ mA/V}$, and $g_{m1} = 0.15 \text{ mA/V}$, respectively, to obtain $C_{eq} = 0.05 \text{ nF}$, $0.1 \text{ nF}$, and $0.15 \text{ nF}$, respectively.

**V. APPLICATION EXAMPLE**

As example to demonstrate an application of the proposed floating capacitor of Fig. 3, it is employed in the $RLC$ bandpass filter as shown in Fig. 6. The $C_{eq}$ was selected as: $C_1 = 0.1 \text{ nF}$ and $g_{m1} = g_{m2} = 1.92 \text{ mA/V}$ ($I_{b1} = I_{b2} = 50 \mu A$) for simulating $C_{eq} = 1 \text{ nF}$. Fig. 7 shows the idea and simulated frequency responses of the bandpass filter in Fig. 6. It appears, thus, that the simulated and ideal values are in good agreement. In addition, in order to demonstrate the electronic controllability of the proposed floating inductor, the value of $C_{eq}$ in Fig. 6 was respectively varied to 0.05 nF, 0.1 nF and 0.15 nF, by changing $g_{m2} = 3.84 \text{ mA/V}$, $1.92 \text{ mA/V}$, $1.28 \text{ mA/V}$, respectively while keeping $g_{m1}$ constant at 1.92 mA/V. This tuning leads to obtain the center frequency $f_c \approx 270 \text{ kHz}$, $190 \text{ kHz}$ and $156 \text{ kHz}$, respectively.
This paper presents the floating capacitance simulator that employs only two FB-VDBAs and one grounded capacitor, resulting in canonical structure as well as attractive for integration. Its equivalent capacitance values can be adjusted electronically through the transconductance parameter $g_m$ of the FB-VDBA. As an application example, the proposed circuit is demonstrated on the RLC bandpass filter. The performance of the proposed FB-VDBA is discussed and also verified by PSpICE simulations using standard 0.35-$\mu$m BiCMOS technology.

**VI. CONCLUSION**

Gain $(\text{dB})$

Phase (degree)

**REFERENCES**


