Abstract—The topology for simulating the floating inductance simulator circuit based on employing voltage differencing buffered amplifiers (VDBAs) as new active components has been described in this work. The realized floating inductance simulator circuit uses two VDBAs and only one grounded capacitor. The circuit is resistorless and canonical structure as well as attractive for integration. The resulting equivalent inductance value of the proposed simulator can be adjusted electronically through the transconductance parameter of the VDBA. As illustrative application example, the proposed tunable floating inductance simulator is employed to realize the second-order RLC bandpass filter. Simulation results using standard 0.35 µm BiCMOS process model are included to verify the theoretical analysis.

Index Terms—voltage differencing buffered amplifier (VDBA), voltage-mode circuit, floating inductance simulator, BiCMOS technology

I. INTRODUCTION

Floating inductance simulation circuit is one of the most important circuit elements widely used in many applications such as oscillator design, filter design and cancellation of parasitic elements. However, unfortunately, a large-valued physical inductor is not allowed to fabricate in the integrated circuit technology because of a large chip area and high-cost requirements. Although on chip spiral inductors with high-quality factor (Q) can be performed to alleviate this restriction, their values are very small, usually in order of 1 nH. Accordingly, to overcome this problem, many actively simulated floating inductor circuits using various high-performance active devices have been reported in literature [1]-[10]. However, all of them need a large number of active and passive elements for their realizations.

Lately, the new active building block called voltage differencing buffered amplifier (VDBA) is introduced in [11], to provide the alternative possibility of electronically controllable voltage-mode analog signal processing circuits and solutions. Several applications based on using VDBAs as active elements in mainly analog signal processing have been developed [12]-[18]. This work presents an actively floating inductance simulator topology using two VDBAs and one grounded capacitor. The proposed synthetic floating inductor is electronically tunable through the transconductance gain of the VDBA. The performance of the proposed floating simulator circuit is provided for illustrative example of the active RLC bandpass filter design. PSPICE simulation results with standard 0.35-µm BiCMOS process parameters are obtained to confirm the theory.

II. THE VDBA CONCEPT

As symbolically shown in Fig. 1, the VDBA is a four-terminal versatile active building block, which consists of high-impedance voltage differencing input terminals p and n, high-impedance current output terminal z, and low-impedance output of voltage buffer noted as w. The terminal relations of the VDBA can be expressed by the following matrix equation:

\[
\begin{bmatrix}
    i_p \\
    i_n \\
    i_z \\
    v_w
\end{bmatrix}
= 
\begin{bmatrix}
    0 & 0 & 0 & 0 \\
    0 & 0 & 0 & 0 \\
    g_m - g_m & 0 & 0 & v_z \\
    0 & 0 & 1 & 0
\end{bmatrix}
\begin{bmatrix}
    v_p \\
    v_n \\
    v_z \\
    v_w
\end{bmatrix}
\] (1)

In (1), the parameter \(g_m\) refers to the transconductance gain of the VDBA, which normally is controlled by electronic means through the external supplied current or voltage.

Fig. 1  Circuit representation of the VDBA.
Fig. 2 shows the schematic BiCMOS realization of the VDBA [19], which mainly consists of the input stage consists of input transistors $M_1$-$M_2$, $Q_1$-$Q_4$, and current mirror transistors $Q_5$-$Q_6$, $M_3$. Transistors $M_4$-$M_5$ and $M_6$-$M_7$ represents the output stage, which constitute the terminal $w$. The effective small-signal transconductance ($g_m$) of the VDBA can be derived as:

$$ g_m = \frac{I_p}{2V_T} \quad (2) $$

Where $V_T \approx 26 \text{ mV}$ at $27^\circ\text{C}$ is the thermal voltage. In this structure, the $g_m$-value is tunable linearly and electronically by an external DC bias current $I_B$.

Moreover, if we assume that the transistors $M_4$-$M_7$ are biased to operate in the active region. As a result, the small-signal voltage gain between $v_w$ and $v_z$ is approximated to:

$$ \frac{v_w}{v_z} \approx \frac{g_4g_6}{g_5g_7} \quad (3) $$

Where $g_i$ denotes the conductance of transistor $M_i$ ($i = 4, 5, 6, 7$). Also assume that $g_4 \equiv g_5$ and $g_6 \equiv g_7$, thus $v_w \equiv v_z$ as expected.

### III. PROPOSED FLOATING INDUCTANCE SIMULATOR

Fig. 3 shows the proposed floating inductance simulator circuit constructing only two VDBAs and one grounded capacitor without needing any external passive resistors. The synthetic inductor is, therefore, canonical number of active and passive components and also preferable for further integration point of view. Circuit analysis yields the input impedance for the proposed floating inductor in Fig. 2 as:

$$ Z_{in} = \frac{v_1 - v_2}{i_L} = \frac{sC_1}{g_{m1}g_{m2}} \quad (4) $$

where $g_{m1}$ is the transconductance value of $i$-th VDBA ($i = 1, 2$). Thus, it can be realized that the circuit of Fig. 3 simulates a floating inductor with an equivalent inductance $L_{eq}$:

$$ L_{eq} = \frac{C_1}{g_{m1}g_{m2}} \quad (5) $$

It is clearly seen from eq.(5) that the $L_{eq}$-value can be adjusted electronically by controlling the values of $g_{m1}$ and/or $g_{m2}$.
IV. PERFORMANCE SIMULATIONS

To verify the theoretical prediction, the proposed circuit in Fig. 3 was simulated with PSPICE program. To implement the VDBA device in the following simulation purpose, the BiCMOS technology structure depicted in Fig. 2 has been employed using 0.35-µm BiCMOS technology [19]. Transistor aspect ratios (W/L in µm/µm) were set as : 14/0.7 and 28/0.7 for all NMOS and PMOS transistors respectively. The DC supply voltages and bias currents were respectively chosen as : +V = -V = 1 V and I_A = 25 µA.

The proposed floating inductor in Fig. 3 was simulated with the following active and passive component values : C_1 = 10 nF and g_m = g_m = 0.98 mA/V, 1.92 mA/V, 2.88 mA/V, (I_B = I_B = 25 µA, 50 µA and 75 µA), which results in : L_eq = 12.3 mH, 2.7 mH and 1.2 mH, respectively.

Fig. 4 shows simulated time-domain responses for v_m (= v_1 - v_2) and i_L of the input impedance of the proposed inductor. The results obtained from the simulation show that the current i_L lags the voltage v_m by 89°. Fig. 5 shows frequency characteristics of the input impedance of the proposed inductor, which demonstrate that the useful frequency range is approximately from 10 kHz to 800 kHz.

V. APPLICATION EXAMPLE

As an application example of the synthetic floating inductance simulator of Fig. 3, it is applied in the RLC bandpass filter as shown in Fig. 6. The L_eq is simulated with: C_1 = 10 nF and g_m = g_m = 1.92 mA/V (I_B = I_B = 50 µA), yielding L_eq = 2.7 mH. Fig. 7 shows the idea and simulated frequency responses of the bandpass filter in Fig. 6, which appears that the simulated values are in good agreement with the ideal value. Furthermore, in order to demonstrate the electronic controllability of the proposed floating inductor, the value of L_eq in Fig. 6 was respectively adjusted to 12.3 mH, 2.7 mH and 1.2 mH, by changing g_m = g_m = 0.98 mA/V, 1.92 mA/V, 2.88 mA/V (I_B = I_B = 25 µA, 50 µA and 75 µA). This adjusting leads to obtain the center frequency f_c = 45.3 kHz, 96.7 kHz and 145.1 kHz, respectively.
The floating inductance simulator has been presented in this paper. The circuit contains only two VDBAs and one grounded capacitor, which is desired for further integrated circuit implementation. The equivalent inductance values can be adjusted electronically through the \( g_m \)-value of the VDBA. The proposed circuit is demonstrated on the RLC bandpass filter design example. The workability of the proposed structure has been supported by PSPICE simulations using standard 0.35-\( \mu \)m BiCMOS technology.

VI. CONCLUSION

The floating inductance simulator has been presented in this paper. The circuit contains only two VDBAs and one grounded capacitor, which is desired for further integrated circuit implementation. The equivalent inductance values can be adjusted electronically through the \( g_m \)-value of the VDBA. The proposed circuit is demonstrated on the RLC bandpass filter design example. The workability of the proposed structure has been supported by PSPICE simulations using standard 0.35-\( \mu \)m BiCMOS technology.

REFERENCES


