# A Simple Greinacher-Doubler-Based Switched-Coupled-Inductor Boost DC-AC Inverter

Yuen-Haw Chang and Yu-Ming Lu

Abstract—This paper presents a simple configuration of Greinacher-doubler-based switched-coupled-inductor inverter (GSCII) by combining a non-overlapping phase generator and a sinusoidal pulse-width-modulation (SPWM) controller in order to realize boost DC-AC conversion and closed-loop regulation. The power part is composed of two sub-circuits between supply  $V_s$  and output  $V_o$ , including: (i) a Greinacher-doubler-based switched-copuled-inductor booster (one coupled inductor, four capacitors, and one switch regulated by the phase generator), and (ii) a half-bridge DC-link inverter (one output capacitor, a load resistor, and two switches controlled by the SPWM controller), so as to obtain the maximum range of AC output:  $+[(n+1)/(1-D)]V_S \sim -[(n+1)/(1-D)]V_S$ , where *n* is the turn ratio of the coupled inductor and D is duty cycle of charging this inductor. When n=2 and D=0.5, the DC-AC conversion from DC 24V to AC 100VRMS, 60Hz can practically be achieved. Furthermore, the SPWM is employed to enhance regulation capability for the different output amplitude and frequency, as well as robustness to source or loading variation. Finally, the closed-loop GSCII is designed and simulated by SPICE for some cases of steady-state and dynamic responses. All results are illustrated to show the efficacy of the proposed scheme.

*Index Terms*—Greinacher-doubler-based switched-coupledinductor inverter (GSCII), boost DC-AC conversion, closedloop regulation, sinusoidal pulse-width-modulation (SPWM).

#### I. INTRODUCTION

In recent years, the boost power converters for DC-DC or DC-AC are widely applied when a circuit or module has just a low-voltage supply source available, such as lighting system, smart phone, and medical equipment, etc. They are always asked for some good features, including small volume, light weight, high efficiency, and robust regulation capability. Generally, the conventional converters have a large volume and a heavy weight due to magnetic devices used. Therefore, more manufactures and researchers pay attention to this topic, and ultimately aiming for step-up converters realized on a compact chip by mixed-mode VLSI technology.

This sort of switched-capacitor (SC) power converters, consisting of capacitors and MOSFET switches, is one of the good solutions to produce a high voltage gain for the boost DC-DC/DC-AC conversion without magnetic device. Up to now, the various SC types have been suggested. In 1976, Dickson charge pumping was proposed based on a chain

Manuscript received December 1, 2018. This work is supported in part by Ministry of Science and Technology of Taiwan, R.O.C., under Grant MOST 107-2221-E-324-022. Yuen-Haw Chang and Yu-Ming Lu are with the Department of Computer Science and Information Engineering, Chaoyang University of Technology, Taichung, Taiwan, R.O.C. Post code 413. (email: cyhfyc@cyut.edu.tw, s10727608@gm.cyut.edu.tw).

structure of diodes and capacitors [1]. In 1990s, Ioinovici *et al.* proposed many SC schemes with two capacitor cells working in anti-phase by voltage/current mode [2-3]. In 2007, Chang proposed a CPLD-based implementation of SC step-down DC-DC converter for multiple output choices [4]. In 2011-2014 Chang *et al.* proposed a series of multistage/ multiphase SC step-up/down DC-DC converter or DC-AC inverter with sinusoidal PFM [5-9]. In 2015, Chang *et al.* proposed a closed-loop switched-capacitor-inductor-based boost DC-AC inverter [10].

For a higher voltage gain, it is one of the good ways to take advantage of turn ratio and/or extra winding stage of coupled inductor. However, the stress on transistors and the volume of magnetic device must be considered. In 2015, Chen et al. proposed a high-gain and input-current-ripple-free boost integrated flyback converter including coupled inductor [11]. Bahrami et al. suggested a modified step-up boost converter with coupled-inductor and super-lift techniques [12]. Chen et al. proposed a novel switched-coupled-inductor (SCI) DC-DC step-up converter and its derivatives [13]. Wu et al. proposed a non-isolated high step-up DC-DC converter via adopting SC cell [14]. Nouri et al. proposed an interleaved high-gain step-up DC-DC converter based on three-winding coupled-inductor and voltage-multiplier cell [15]. In 2016-2017, Chang et al. proposed a novel coupled-inductor switched-capacitor boost DC-AC inverter, and then plus a four-stage SC, presented a high-gain serial-parallel-switchedcapacitor coupled-inductor inverter [16-17]. Going a further step, Chang et al. proposed a simple SCI boost DC-AC inverter for fewer device count [18]. In this paper, based on the consideration of circuit complexity, voltage gain, device count, the authors try to suggest a simple scheme of GSCII for boost DC-AC conversion and closed-loop regulation.

#### II. CONFIGURATION OF GSCII

Fig. 1 shows the closed-loop scheme of Greinacherdoubler-based switched-coupled-inductor inverter (GSCII) proposed, and it contains two major parts: power and control parts for achieving the boost DC-AC conversion/regulation (DC 24V to AC 100V<sub>RMS</sub>, 60Hz). The details of the two parts are discussed as follows.

#### A. Power Part

The power part of this inverter as in the upper half of Fig. 1 contains two sub-circuits: (i) a Greinacher-doubler-based SCI booster and (ii) a half-bridge DC-link inverter, which are



Fig. 1. Configuration of closed-loop GSCII.

in cascaded connection between supply  $V_s$  and output  $V_o$ . Firstly, the front-stage booster circuit is mainly in charge of step-up DC-DC conversion, including a MOSFET switch  $S_l$ , a coupled inductor  $L_1, L_2$ , four diodes  $D_1 - D_4$ , four capacitors  $C_1$ - $C_4$ , where the same capacitance C ( $C_1$ = $C_2$ = $C_3$ = $C_4$ =C) is assumed. This coupled inductor  $(L_1 \text{ and } L_2)$  is modeled as an ideal transformer with a turn ratio of n ( $n=N_2/N_1$ ). The main function of this booster is to lift both of the capacitor voltages across C<sub>3</sub> and C<sub>4</sub> up to  $[(n+1)/(1-D)]V_S$ , where D (0<D<1) is the duty cycle of the driver signal of switch  $S_I$ , and  $DT_S$  is the period of charging this coupled inductor in one switching cycle  $T_S$  ( $T_S=1/f_S$ ,  $f_S$ : switching frequency). Secondly, the rear stage: half-bridge DC-link circuit is mainly to handle DC-AC invertsion, and it includes two multual devices  $C_3, C_4$  (as half-bridge capacitors), two switches  $S_A$  and  $S_B$  (for SPWM control), a filter capacitor  $C_0$ , and a load resistor  $R_L$ . Here, with the help of  $S_A$ ,  $S_B$ , plus half-bridge voltages on  $C_3$ ,  $C_4$ , the range of the AC output  $V_o$  can reach:  $+[(n+1)/(1-D)]V_s \sim$  $-[(n+1)/(1-D)]V_s$ . Fig. 2 shows the theoretical waveforms within an output cycle  $T_0$  ( $T_0=1/f_0$ ,  $f_0$ : output frequency). Here, for the convenience of explanation, one  $T_0$  contains 11 (or above actually) switching cycle  $T_S$ . Each  $T_S$  has two phases: Phases I and II with the different periods  $DT_S$  and  $(1-D)T_S$ . The detailed operations are explained as follows.

1) Phase I:

During this time interval, turn ON  $S_1$ , turn SPWM-ON  $S_A$ , and turn OFF  $S_B$ . The relevant topology is shown in Fig. 3(a). The inductor  $L_1$  is charged by supply  $V_S$ , and the energy is transferred from the primary winding of this coupled inductor to the secondary one for making the voltage as:  $V_{L1}=V_S$ ,  $V_{L2}=nV_S$ . Then, the inductor  $L_2$  in the secondary side is discharged via  $S_1$ ,  $D_1$  to transfer the energy into  $C_1$  for clamping  $V_{C1}$  up to  $nV_S$ . Also,  $L_2$  is connected with  $C_2$  in series via  $S_1$ ,  $D_4$  to transfer the energy into  $C_4$  ( $V_{L2}+V_{C2} \rightarrow V_{C4}$ ). At the same time, the control signals from SPWM controller are manipulating  $S_A$  be SPWM-ON and  $S_B$  be OFF, so as to make  $C_3$  supplying the energy to  $C_0$  and  $R_L$ , and then  $V_0$  is heading towards the direction of the positive output.

2) Phase II:

During this time interval, turn OFF  $S_1$  and  $S_A$ , and turn SPWM-ON  $S_B$ . The relevant topology is shown in Fig. 3(b). According to the booster theory, the steady-state voltage  $V_{L1}$  across  $L_1$  is going towards  $-DV_S/(1-D)$  via the cyclical operation of duty cycle D, and thus  $V_{L2}$ across  $L_2$  in the secondary side is approaching the value of  $-nDV_S/(1-D)$ . Then,  $C_2$  is charged by  $V_S$ ,  $V_{L1}$ ,  $V_{L2}$  in



Fig. 2. Theoretical waveforms of GSCII.

series via  $D_2 (V_S + |V_{L1}| + |V_{L2}| \rightarrow V_{C2})$ , and  $V_{C2}$  is going towards the value of  $V_S + DV_S/(1-D) + nDV_S/(1-D) = [(1+nD)/(1-D)]V_S$ . Simultaneously, the half-bridge



Fig. 3. Topologies for Phase (a) I ( $S_1$ :ON,  $S_A$ :SPWM-ON,  $S_B$ :OFF), (b) II ( $S_1$ :OFF,  $S_A$ :OFF,  $S_B$ :SPWM-ON).

capacitor  $C_3$  is charged by  $V_S$ ,  $V_{L1}$ ,  $V_{L2}$ , and  $V_{C1}$  in series via  $D_3 (V_S+|V_{L1}|+|V_{L2}|+V_{C1}\rightarrow V_{C3})$ , and so  $V_{C3}$  is going towards the value of  $V_S+DV_S/(1-D)+nDV_S/(1-D)+nV_S=$  $[(n+1)/(1-D)]V_S$ . Now, the SPWM control signals are manipulating  $S_A$  be OFF and  $S_B$  be SPWM-ON, so as to make  $C_4$  supplying the energy to  $C_0$  and  $R_L$ , and then  $V_0$ is heading towards the direction of the negative output. Here, a remark about  $V_{C4}$  across half-bridge capacitor  $C_4$ is discussed. As mentioned above,  $L_2$  is connected with  $C_2$  in series via  $S_1$ ,  $D_4$  to transfer the energy into  $C_4$  $(V_{L2}+V_{C2}\rightarrow V_{C4})$  when the operation gets back to Phase I. Thus,  $V_{C4}$  is going towards the steady-state value of  $nV_S+(1+nD)V_S/(1-D)=[(n+1)/(1-D)]V_S$ . The half-bridge capacitor voltages  $V_{C3}$  and  $V_{C4}$  will be both boosted into  $[(n+1)/(1-D)]V_S$ .

Based on the cyclical operations of Phase I and II, the overall step-up output  $V_o$  can reach the AC voltage range as:  $+[(n+1)/(1-D)]V_S \sim -[(n+1)/(1-D)]V_S$ . For example, when  $V_S$ =24V, n=2, and D=0.5, both the steady-state values of  $V_{C3}$  and  $V_{C4}$  will be boosted into DC 144V. It is reasonable that the proposed inverter can attain the DC-AC conversion from DC 24V to AC 100V<sub>RMS</sub>, 60Hz.

## B. Control Part

The control part of this GSCII is composed of the phase generator and SPWM controller as in the lower half of Fig.1. The operations of the two blocks are discussed here. Firstly, a common timing integrated circuit (e.g. NE555) is employed and operated at the astable mode, and is treated as a multivibrator (i.e. function generator) to generate two synchronous non-symmetrical signals: square-wave function  $V_{\phi}$  and rampwave function  $V_{rp}$ , just like the waveforms as in Fig. 2. And then,  $V_{rp}$  is sent to the phase generator so as to obtain a set of non-overlapping anti-phase signals  $\Phi_1$  and  $\Phi_2$  referring to

Phase I and II. In one  $T_S$ ,  $\Phi_I$  and  $\Phi_2$  are with the high-level periods of  $DT_S$  and  $(1-D)T_S$  for the driver signal of  $S_I$  and the phase-in signal of  $S_A$ ,  $S_B$ . The main goal is to generate the driver signals of switches for the different topologies.

Secondly, from the point of view of signal flow, the output voltage  $V_0$  is attenuated and fed back into the OP-amp lowpass filter (LPF) for high-frequency noise rejection. Next, the filtered  $V_O$  is obtained by combining a DC shift of  $V_C$ , and compared with the desired output  $V_{ref}$  via four comparators for  $U_1$ ,  $U_2$ ,  $U_3$  and  $U_4$ . Following by using logic-AND, a set of SPWM control signals  $U_{12}$ ,  $U_{34}$  can be obtained. When e>0 and |e| is rising ( $e = V_{ref} - V_o$ ), the pulse width of  $U_{12}$  is getting bigger. When e<0 and |e| is rising, the pulse width of  $U_{34}$  is getting bigger. And then, by using the interlock circuit (avoid  $S_A$  and  $S_B$  being 1 simultaneously) plus coming into the phase of  $\Phi_1$  and  $\Phi_2$ , the driver singular of  $S_A$  and  $S_B$  can be obtained for realizing SPWM control. The main goal is to keep  $V_0$  on following the desired output  $V_{ref}$  (i.e. sinusoidal reference with output frequency  $f_0$  and amplitude  $V_m$ ) to enhance the regulation capability of this proposed inverter. To summarize, based on  $V_0$  and  $V_{ref}$ , the rules of the control/driver signals are listed as follows.

- 1)  $\Phi_1, \Phi_2$ : non-overlapping anti-phase signals;  $S_l = \Phi_l;$
- 2) If  $V_{ref} > V_{rp}$ , then  $U_l = 1$ ; If  $V_{ref} < V_{rp}$ , then  $U_l = 0$ ; If  $V_{rp} > V_O$ , then  $U_2 = 1$ ; If  $V_{rp} < V_O$ , then  $U_2 = 0$ ; If  $V_O > V_{rp}$ , then  $U_3 = 1$ ; If  $V_O < V_{rp}$ , then  $U_3 = 0$ ; If  $V_{rp} > V_{ref}$ , then  $U_4 = 1$ ; If  $V_{rp} < V_{ref}$ , then  $U_4 = 0$ ;
- 3) If  $U_1=1$  and  $U_2=1$ , then  $U_{12}=1$  (otherwise  $U_{12}=0$ ); If  $U_3=1$  and  $U_4=1$ , then  $U_{34}=1$  (otherwise  $U_{34}=0$ );
- 4) If  $U_{12}=1$  and  $\Phi_1=1$ , then  $U_{12S}=1$  (otherwise  $U_{12S}=0$ ); If  $U_{34}=1$  and  $\Phi_2=1$ , then  $U_{34S}=1$  (otherwise  $U_{34S}=0$ );
- 5) SPWM control signals:

 $S_A = U_{12S}$ , for  $V_{ref} > V_O$ ;  $S_B = U_{34S}$ , for  $V_{ref} < V_O$ . (Interlock:  $U_{12S} \cdot U_{34S} \neq 1$ )

#### III. EXAMPLES OF GSCII

In this paper, the proposed GSCII is simulated y SPICE, and all circuit parameters are listed in TABLE I. Based on the parameters, we have three cases for steady-state responses and four cases for dynamic responses in total. Then, these results are illustrated to verify the efficacy of the proposed inverter.

1) Steady-State Responses:

Case 1:  $f_0$ =60Hz,  $V_m$ =145V

Let the supply source  $V_S$  be DC 24V, load  $R_L$  be 500 $\Omega$ , and the peak value and output frequency of  $V_{ref}$  are  $V_m$ =145V,  $f_O$ =60Hz. The waveform of  $V_O$ is obtained as in Fig. 4(a).  $V_O$  has the practical peak

TABLE I	
IRCUIT PARAMETERS	OF GSCII

CIRCUIT PARAMETERS OF GSCII.	
Supply source $(V_S)$	24V
Pumping capacitor $(C_1, C_2)$	47µF
Coupled inductor $(L_1, L_2)$	80µН, 320µН ( <i>n</i> =2)
Half-bridge capacitor ( $C_3$ , $C_4$ )	47µF
Output capacitor $(C_o)$	1.5µF
Power MOSFETs $(S_I/S_A, S_B)$	ASW (ON-state: $50\mu\Omega/0.5\Omega$ )
Dodes $(D_1 - D_4)$	D1N5822
Load resistor $(R_L)$	500Ω
Switching frequency $(f_S)$	50kHz



4. Output  $V_0$  for  $V_{ref}$ : (a)  $f_0$ =60Hz,  $V_m$ =145V; (b)  $f_0$  $V_m$ =135V; (c)  $f_0$ =60Hz,  $V_m$ =125V.

value of 142.5V (i.e.  $100V_{RMS}$ ), and the practical output frequency is about 60Hz. The efficiency is 72.47% and the value of total harmonic distortion (THD) is 6.654%.

Case 2:  $f_0$ =60Hz,  $V_m$ =135V

Let the supply source  $V_s$  be DC 24V, load  $R_L$  be 500 $\Omega$ , and the peak value and output frequency of  $V_{ref}$  are  $V_m$ =135V,  $f_O$ =60Hz. The waveform of  $V_O$  is obtained as in Fig. 4(b).  $V_O$  has the practical peak value of 137.2V (i.e. 97V<sub>RMS</sub>), and the practical output frequency is about 60Hz. The efficiency is 61.1% and THD is 2.078%.

#### Case 3: $f_0$ =60Hz, $V_m$ =125V

Let the supply source  $V_S$  be DC 24V, load  $R_L$  be 500 $\Omega$ , and the peak value and output frequency of  $V_{ref}$  are  $V_m$ =125V,  $f_O$ =60Hz. The waveform of  $V_O$  is obtained as in Fig. 4(c).  $V_O$  has the practical peak value of 129.6V (i.e. 92V<sub>RMS</sub>), and the practical output frequency is about 60Hz. The efficiency is 55.3% and THD is 1.475%.

#### 2) Dynamic Responses:

Since the battery voltage is getting low as the battery is working long time, or the bad quality of battery results in the impurity of supply voltage, such a variation of source  $V_S$  must be considered, as well as variation of load  $R_L$  and/or reference  $V_{ref}$  ( $f_O$  or  $V_m$ ).

## Case 1: variation of $V_S$

Assume that  $V_S$  is normally at DC 24V, and then it has an instant voltage drop of 24V $\rightarrow$  22V on 466ms and a voltage jump of 22V $\rightarrow$  24V on 516ms ( $V_{ref}: f_O=60$ Hz,  $V_m=145$ V). The waveform of  $V_O$  is shown as in Fig. 5(a). Obviously,  $V_O$  has a slight decrease to about 139V during the variation of  $V_S$ . After that,  $V_O$  still can get back into following  $V_{ref}$ as usual.

#### Case 2: variation of $R_L$

Assume that  $R_L$  is 500 $\Omega$  normally, and then it suddenly changes from 500 $\Omega$  to 300 $\Omega$  on 466ms and changes from 300 $\Omega$  to 500 $\Omega$  on 516ms ( $V_{ref}$ :  $f_O$ =60Hz,  $V_m$ =145V). Fig. 5(b) shows the transient waveform of  $V_O$  during the variation of  $R_L$ . Obviously,  $V_O$  has a small voltage drop but can still be following  $V_{ref}$ .

## Case 3: variation of $f_0$

Assume that the frequency  $f_O$  of  $V_{ref}$  is 60Hz normally, and then it suddenly changes from 60Hz to 120Hz during the period from 466ms to 516ms. Fig. 5(c) shows the transient waveform of  $V_O$  at the moment of variation:  $f_O=60$ Hz $\rightarrow$  120Hz $\rightarrow$  60Hz ( $V_m=145$ V). Obviously,  $V_O$  is still able to follow  $V_{ref}$  even the output frequency  $f_O$  changes.

## Case 4: variation of $V_m$

Assume that  $V_m$  is 145V normally, and then it suddenly changes from 145V to 125V on 466ms and changes from 125V to 145V on 516ms. Fig. 5(d) shows the transient waveform of  $V_0$  at the moment of variation:  $V_m$ =145V $\rightarrow$  125V $\rightarrow$  145V ( $f_0$ =60Hz). Obviously,  $V_0$  is still able to follow  $V_{ref}$ even the output amplitude  $V_m$  changes.



According to the above results, it is obvious that  $V_o$  is following  $V_{ref}$  for the cases, including  $V_s$  source variation,  $R_L$ 



Fig. 6. Prototype circuit of GSCII.

loading variation,  $f_O$  frequency variation,  $V_m$  amplitude variation. These results show that this proposed inverter has good closed-loop dynamic performances.

### IV. CONCLUSIONS

This paper presents a simple configuration of GSCII by combining a non-overlapping phase generator and a SPWM controller in order to realize boost DC-AC conversion and closed-loop regulation. The power part is composed of a Greinacher-doubler-based SCI booster and a half-bridge DClink inverter between supply  $V_S$  and output  $V_O$ , so as to obtain the AC output range:  $+[(n+1)/(1-D)]V_S \sim -[(n+1)/(1-D)]V_S$ , where *n* is the turn ratio of the coupled inductor and *D* is duty cycle of charging this inductor. When n=2 and D=0.5, the DC-AC conversion from DC 24V to AC 100VRMS, 60Hz can practically be achieved. Finally, the closed-loop GSCII is designed and simulated by SPICE for some cases of steadystate and dynamic responses. The advantages of the proposed scheme are listed as follows. (i) This GSCII needs just one coupled inductor. Except this, other components (switches, diodes, and capacitors) can be made in IC fabrication promisingly. (ii) This proposed inverter sure is to present a simple boost DC-AC scheme via using fewer device count. It is beneficial to circuit complexity decrease as well as cost reduction. (iii) For a higher gain, it can be realized with increasing the turn ratio of coupled inductor and/or extending the number of capacitors. (iv) The SPWM technique is adopted not only to enhance output regulation capability for the different desired output, but also to reinforce the output robustness against source/loading variation. At present, the prototype circuit of this inverter is implemented in the lab as in the photo of Fig. 6. Some experimental results will be obtained and measured for the verification of the proposed inverter.

#### REFERENCES

[1] John F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique,"

IEEE Journal of Solid-State Circuits, vol. 11, no. 3, pp. 374-378, Jun. 1976.

- [2] On-Cheong Mak, Yue-Chung Wong and Adrian Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," *IEEE Transactions on Industrial Electronics*, vol. 42, no. 1, pp. 90-97, Feb. 1995.
- [3] Guangyong Zhu and Adrian Ioinovici, "Steady-state characteristics of switched-capacitor electronic converters," *Journal of Circuits, Systems* and Computers, vol. 7, no. 2, pp. 69-91, 1997.
- [4] Yuen-Haw Chang, "CPLD-based closed-loop implementation of switched-capacitor step-down DC-DC converter for multiple output choices," *IET Electric Power Applications*, vol. 1, issue 6, pp. 926-935, Nov. 2007.
- [5] Yuen-Haw Chang, "Design and analysis of multistage multiphase switched-capacitor boost DC-AC inverter," *IEEE Trans. on Circuits* and Systems I: Regular paper, vol. 58, no.1, pp. 205-218, Jan. 2011.
- [6] Yuen-Haw Chang, "Variable-conversion-ratio multistage switchedcapacitor-voltage-multiplier/divider DC-DC converter," *IEEE Trans. on Circuits and Systems 1: Regular paper*, vol. 58, no.8, pp. 1944-1957, Aug. 2011.
- [7] Yuen-Haw Chang and Ming-Zong Wu, "Generalized mcxnc-stage switched-capacitor-voltage-multiplier-based boost DC-AC inverter," *International Journal of Electronics*, vol. 99, no. 1, pp. 29-53, Jan. 2012.
- [8] Yuen-Haw Chang, Yun-Jie Huang, "Closed-loop 7-Level switchedcapacitor boost DC-AC inverter with sinusoidal PFM control," *International MultiConference of Engineers and Computer Scientists* 2013 (IMECS'2013), vol. 2, Hong Kong, pp. 641-646, March 13-15, 2013.
- [9] Yuen-Haw Chang, Chin-Ling Chen, and Po-Chien Lo, "2-Stage 4-Phase switched-capacitor boost DC-AC inverter with sinusoidal PFM control," *International MultiConference of Engineers and Computer Scientists 2014 (IMECS'2014)*, vol. 2, Hong Kong, pp. 673-678, March 12-14, 2014.
- [10] Yuen-Haw Chang, Yu-Kai Lin, "A closed-loop high-gain switchedcapacitor-inductor-based boost DC-AC inverter," *International Multi Conference of Engineers and Computer Scientists 2015 (IMECS'2015)*, vol. 2, Hong Kong, pp. 694-699, March 18-20, 2015.
- [11] Zhangyong Chen, Qun Zhou, and Jianping Xu, "Coupled-inductor boost integrated flyback converter with high-voltage gain and ripplefree input current," *IET power Electronics*, vol. 8, pp. 213-220, Feb. 2015.
- [12] Hamid Bahrami, Hossein Iman-Eini, Babak Kazemi, Alireza Taheri, "Modified step-up boost converter with coupled-inductor and super-lift techniques," *IET power Electronics*, vol. 8, pp. 898-905, Jun. 2015.
- [13] Shih-Ming Chen, Man-Long Lao, Yi-Hsun Hsieh, Tsorng-Juu Liang, Kai-Hui Chen, "A novel switched-coupled-inductor DC-DC step-up converter and its derivatives," *IEEE Trans. on Industry Applications*, vol. 51, no. 1, pp. 309-314, Jan. 2015.
- [14] Gang Wu, Xinbo Ruan, Zhihong Ye, "Non-isolated high step-up DC-DC converters adopting switched-capacitor cell," *IEEE Trans. on Industrial Electronics*, vol.32, no.1, pp. 383-393, Jan. 2015.
- [15] Tohid Nouri, Seyed Hossein Hosseini, Ebrahim Babaei, and Jaber Ebrahimi, "Interleaved high step-up DC-DC converter based on three-winding high-frequency coupled inductor and voltage multiplier cell," *IET Power Electronics*, vol. 8, no. 2, pp. 175-189, Feb. 2015.
- [16] Yuen-Haw Chang, Jyun-Jia Liao, "A novel coupled-inductor switched-capacitor inverter for high-gain boost DC-AC conversion," *International MultiConference of Engineers and Computer Scientists* 2016 (IMECS'2016), vol. 2, Hong Kong, pp. 603-608, March 16-18, 2016.
- [17] Yuen-Haw Chang and Zheng-Bin Li, "A high-gain serial-parallelswitched-capacitor coupled-inductor boost DC-AC inverter," *International MultiConference of Engineers and Computer Scientists* 2017 (IMECS'2017), vol. 2, Hong Kong, pp. 688-693, March 15-17, 2017.
- [18] Yuen-Haw Chang, Kai-Lin Hsu, and Dian-Lin Ou, "A simple switched-coupled-inductor inverter for boost DC-AC conversion and closed-loop regulation," *International MultiConference of Engineers* and Computer Scientists 2018 (IMECS'2018), vol. 2, Hong Kong, pp. 613-618, March 14-16, 2018.