# A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

Ashish Raman<sup>1</sup>, Jaya Nidhi Vashishtha<sup>1</sup> and RK sarin<sup>2</sup>

Abstract—A voltage controlled ring oscillator is implemented using the 1P6M 0.18µm CMOS process provided by TSMC with 1.8 volts power supply. Differential delay cell stages are used to reduce noise. The output frequency range is 3.125-5.26 GHz with control voltages range 1 V to 1.8 V. The simulated result of the circuit draws 0.621 mW of power from the 1.8 V supply.

Keywords— CMOS, low power, phase noised, differential delay cell, voltage controlled oscillator (VCO).

#### I. INTRODUCTION

The VCO is the key component that controls the frequency of the PLL. A good VCO should have low phase noise low DC power and high frequency swing. There are mainly two types of VCOs, ring oscillator and LC tank. LC oscillators have low phase noise but low frequency swing. They are used in wireless communication applications. On the other hand ring oscillators have wide range of frequency swing and are easy to implement. Ring oscillators also occupy less chip area as they do not have inductor as compared to LC tank oscillators but they are more prone to noise. The main objective is to design a ring oscillator whose noise performance is comparable to LC oscillators.

Thise work is supported by Dr B R Ambedkar National institute of Technology in research program.

Jaya nidhi vashishtha is with research program National institute of technology Jalandhar -144011,india;

Ashish Raman is with National institute of technology Jalandhar - 144011,india; E-mail : ramana@nitj.ac.in

Dr R K Sarin is with National institute of technology Jalandhar E-mail : sarinrk@nitj.ac.in

A three stage ring oscillator is designed using 1P6M  $0.18\mu m$  CMOS technology provided by TSMC. The circuit achieves RF frequency range with very good noise performance comparable to LC oscillators. The first delay cell is a differential CMOS NAND gate and the other two delay cells are differential CMOS inverters. The inputs of the first delay cell are control voltage and the output feedback.

The output frequency varies from 3.125 GHz to 5.26 GHz at  $V_{ctrl} = 1$  V and  $V_{ctrl} = 1.8$  V respectively. The objective is to achieve good noise performance comparable to LC oscillators and low DC power consumption with RF frequency range.  $V_{ctrl}$  is control or tuning voltage.

## II. PROPOSED RING OSCILLATOR

## A. Differential Delay Cell



Fig.1 basic differential delay cell



Fig.2 Proposed 3 stage differential delay cell

Proceedings of the World Congress on Engineering 2012 Vol II WCE 2012, July 4 - 6, 2012, London, U.K.

A basic differential delay cell is shown in fig. 1[1]. Differential delay cell rejects the common mode and power supply noise. Therefore to improve the noise performance of ring oscillator, differential delay cell is used.



Fig.3 Basic Differential ring oscillator

A basic differential ring oscillator block diagram is shown in fig.3 [1]. The differential ring oscillator has two differential inputs as compared to one in case of basic ring oscillators. If the output is not stable a last differential buffer stage can be added to odd number of delay stages which will make number of stages even.

In this paper a three stage differential voltage controlled is designed. No last differential buffer stage is used. Power consumption will increase with number of components or transistors, thus least three stages are used.

#### B. Ring oscillator Circuit and Design

The schematic of the proposed ring oscillator is shown in figure 2. The first delay cell is differential CMOS Nand gate and the other two are differential CMOS inverters. The first delay cell Nand gate will act as an inverter if both of its inputs are same; this completes the three inverter stages. Each inverter has a certain delay between stages; this delay is termed as 'inverter pair delay'. It is the sum of the rise and fall time of an individual inverter.

For N stage ring oscillator the oscillation frequency is given by as:

$$F_{osc} = \frac{1}{N(\tau_{rise} + \tau_{fall})}$$
(1)

Where  $\tau_{rise}$  and  $\tau_{fall}$  are the rise and fall time of a individual delay cell or stage. For a good VCO rise time and fall time should be equal. Thus taking  $\tau_{rise} = \tau_{fall} = \tau$ . As a three stage ring oscillator is presented in this paper so by taking the value N=3, the frequency of oscillation is given as:

For the inverter shown in fig.4, the (W/L) ratios of the transistors (nMOS and pMOS) are given as [2]:



Where  $C_{load}$  is the output load capacitance and  $C_{ox}$  is the gate oxide capacitance per unit area. Again taking  $\tau_{rise} = \tau_{fall} = \tau$ , eq. 3 and 4 will be as:

$$\frac{\left(\frac{W}{L}\right)_{n}}{\tau \mu_{n} C_{ox}(v_{DD}-v_{tn})} \left[\frac{2 v_{t,n}}{v_{DD}-v_{tn}} + \ln\left(\frac{4(v_{DD}-v_{t,n})}{v_{DD}} - 1\right)\right]$$
(5)

$$\frac{\binom{W}{L}}{\tau \mu_{p} C_{ox}(V_{DD} - |V_{t,p}|)} \left[ \frac{2 |V_{t,p}|}{V_{DD} - |V_{t,p}|} + ln \left( \frac{4(V_{DD} - |V_{t,p}|)}{V_{DD}} - 1 \right) \right]$$
(6)

Clearly as  $\mu_p < \mu_n$ , the  $(W/L)_p$  will be greater than  $(W/L)_n$ .

#### C. Power Analysis

The static power consumption of the CMOS inverter is quite negligible. During switching events where the output load capacitance alternatively charged and discharged, the CMOS inverter consumes power [2].

Considering fig.5 and assuming that the input is an ideal voltage waveform with negligible rise and fall time.

Proceedings of the World Congress on Engineering 2012 Vol II WCE 2012, July 4 - 6, 2012, London, U.K.



Fig.6 Input and output voltage and capacitor current waveform [2]

From fig.5, 6 and assuming periodic input and output the average power consumed over one period is given as:

$$P_{avg} = \frac{1}{T} \int_0^T v(t) \cdot i(t) dt$$
 (7)

The pMOS and nMOS conduct current for half period each thus:

$$\begin{split} P_{\text{avg}} &= \\ \frac{1}{T} \Big[ \int_{0}^{T/2} V_{\text{out}} \Big( - C_{\text{load}} \frac{dV_{\text{out}}}{dt} \Big) \, dt \, + \\ & \int_{T/2}^{T} (V_{\text{DD}} - V_{\text{out}}) \Big( C_{\text{load}} \frac{dV_{\text{out}}}{dt} \Big) \, dt \Big] \end{split}$$

Evaluating the integrals we get:

$$P_{avg} = \frac{1}{T} C_{load} V_{DD}^{2}$$
(8)

As 
$$F_{osc} = 1/T$$
  
 $P_{avg} = C_{load} \cdot V_{DD}^2 \cdot F_{osc}$  (9)

If the total parasitic capacitance in the circuit can be lumped at the output node with reasonable accuracy and the output voltage swing is between 0 and  $V_{DD}$  assuming the

ISBN: 978-988-19252-1-3 ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online) input is ideal, the power expression given by (9) is valid for any CMOS circuit when the leakage power is neglected. To increase frequency the parasitic capacitance value has to be reduced.

# W<sub>p</sub>) I. SIMULATION RESULT AND PERFORMANCE COMPARISION

The schematic shown in figure 2 is designed and optimized using Cadence Virtuoso using  $0.18\mu m$  1P6M CMOS technology provided by TSMC and the output responses are plotted using Cadence Spectre.

Fig.7 shows the transient response at  $V_{ctrl} = 1$  V with oscillation frequency  $F_{osc} = 3.125$  GHz. Similarly Fig.8 shows the transient response at  $V_{ctrl} = 1.8$  V with oscillation frequency  $F_{osc} = 5.26$  GHz

Fig.9 shows the transient power response at  $V_{ctrl} = 1$  V Similarly Fig.10 shows the transient power response at  $V_{ctrl} = 1.8$  V.



 $\label{eq:Fig.7} \begin{array}{l} \text{Time (ns)} \\ \text{Fig.7 Transient response } V_{ctrl} = 1 \ V, \\ F_{osc} = 3.125 \ \text{GHz} \end{array}$ 



Fig.8 Transient response  $V_{ctrl} = 1.8$  V,  $F_{osc} = 5.26$  GHz



Proceedings of the World Congress on Engineering 2012 Vol II WCE 2012, July 4 - 6, 2012, London, U.K.

Fig.10 Transient power at  $V_{ctrl} = 1.8V$ 



Fig.11 Frequency vs control voltage graph is shown

Time (ns)

Reference	Process Technology(µm)	Туре	Tuning Range (GHz)	Power (mW)	Supply Voltage (Volts)
[6]	0.18 CMOS	Vackar VCO	4.85-4.93	13.5	1.8
[7]	0.18 CMOS	Armstrong VCO	4.96-5.34	3.9	1.8
[8]	0.18 CMOS	Colpitts VCO	4.9-5.46	6.4	1.8
[9]	0.18 CMOS	Hartley VCO	4.02-4.5	6.75	1.8
[10]	0.25 CMOS	LC	4.55-5.45	13.7	1.8
[11]	0.18 CMOS	Ring	5.16-5.93	27	1.8
This Work	0.18 CMOS	Ring	3.125-5.26	0.621	1.8

Table I Performance Comparison

 $0.18\mu m$  1P6M CMOS technology provided by TSMC which consumes a very low DC power,  $P_{avg} = 0.621$ mW within the frequency range 3.125 to 5.26 GHz. IV. LAYOUT CONSIDERATION

Layout of the proposed ring oscillator is shown in fig.12 showing that there is no DRC error. Fig.13 shows no Layout Vs Schematic error means schematic and layout match. Fig. 14 shows the parasitic extracted layout.



Fig12 Layout of proposed ring oscillator showing no DRC error

Proceedings of the World Congress on Engineering 2012 Vol II WCE 2012, July 4 - 6, 2012, London, U.K.

#### V. CONCLUSIONS

Performance comparison is given in table 1, where it is shown that the frequency range maximum (B.W = 2.135 GHz) power Consumption = 0.621 mw least in this work. So this proposed ring oscillator is used for wide range RF low power application.



Fig13 Layout of proposed ring oscillator showing no LVS error



Fig14 Extracted layout of proposed ring oscillator

#### REFERENCES

- Robert Caverly, "CMOS RFIC DESIGN PRINCIPLES", ARTECH HOUSE,London, 1st Edition 2007.
- [2] Sung Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", Tata McGraw Hill, Edition 2003, Sixteenth reprint 2007.
- [3] Huimin Liu, Xiaoxing Zhang, Yujie Dai, Yingjie Lu and Baolin Wei, "A Wide Range Low Power CMOS Radio Frequency Ring Oscillator", 4<sup>th</sup> IEEE conference on Industrial Electronics and Applications, 2009. ICIEA 2009, PP. 1340 – 1344.
- [4] Hai Qi Liu, Wang Ling Goh and Liter Siek, "A 0.18-µm 10-GHz CMOS Ring Oscillator for Optical Transceivers", IEEE International Symposium on Circuits and Systems, ISCAS 2005, Page No. 1525 - 1528 Vol. 2.
- [5] Y.S. Tiao and M.L. Sheu, "Full Range Voltage Controlled Ring Oscillator in 0.18μm CMOS for low voltage operation", Electronics Letters 7<sup>th</sup> January 2010 vol.46 No. 1.
- [6] Tai Nghia Nguyen and Jong Wook Lee, "Low Phase Noise Differential Vackar VCO in 0.18µm CMOS Technology", IEEE Microwave and Wireless Components Letters Vol. 20 No. 02 February 2010.
- [7] Y.-H. Chung, S.-L. Jang, S.-H. Lee, R.-H. Yen, and J.-J. Jhao, "5 GHz low power current reuse balanced CMOS differential Armstrong VCO," IEEE Microwave and Wireless Components Letters Vol. 17, No. 2, PP. 139–141, February 2007.
- [8] J.-A. Hou and Y.-H.Wang, "A 5 GHz differential Colpitts CMOS VCO using the bottom PMOS cross couple current source," IEEE Microwave and Wireless Components Letters

ISBN: 978-988-19252-1-3 ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online) Vol. 19, No. 6, PP. 401-403, June 2009.

- [9] S.-H. Lee, Y.-H. Chuang, S.-L. Jang, and C.-C. Chen, "Low phase noise IEEE Microwave and Wireless Components Letters Vol. 17, No. 2, PP. 145–147, February 2007.
- [10]C. Samori, S. Levantion, and V. Boccuzzi, "A -94 dBc/Hz @100 kHz fully-integrated, 5-GHz CMOS VCO with 18% tuning range for bluetooth applications," in Proceedings IEEE Custom Integrated Circuits Conference, 2001, PP. 201–204.
- Custom Integrated Circuits Conference, 2001, PP. 201–204.
  Y. A. Eken and J. P. Uyemura, "A 5.9-GHz voltagecontrolled ring oscillator in 0.18-µm CMOS," IEEE J. Solid-State Circuits, vol.39, No. 1, pp. 230-233, January 2004.
- [12]R.Chebli, X.Zhao and M.Sawan, "A wide tuning range Voltage-Controlled Ring Oscillator dedicated to Ultrasound Transmitter", Proceedings of 16th International Conference on Microelectronics, 2004.
- [13]Joonhong Park, Junyoung Park, Youngwan Choi, Kweebo Sim and Donghyun Baek, "A Fully Differential Complementary Hartley VCO in 0.18µm CMOS Technology",IEEE Microwave and Wireless Components Letters, Vol. 20 No. 2, February 2010.
- [14]Sheng Lyang Jang, Chih Chieh Shih, Cheng Chen Liu and Miin Horng Juang, "A 0.18μm CMOS Quadrature VCO Using the Quadrature Push-Push Technique", IEEE Microwave and Wireless Components Letters, Vol. 20 No. 6, June 2010.
- [15]Behzad Razavi "Design of Analog CMOS Integrated Circuit" Tata McGraw Hill pvt ltd, Edition 2002, Eighteenth reprint 2010.