Design of 3-16GHz Ultra-Wideband CMOS LNA Based on Current-Reused Topology

Meng-Ting Hsu #1, Yi-Cheng Chang #2, Yu-Hwa Lin #3

Abstract—This paper presents an UWB low noise amplifier (LNA) based on current reused topology to achieve low power on overall circuit in the band of 3-16GHz. Measurement of the input and output reflection coefficient S11, S22 are less than -10 dB, the maximum amplifier gain S21 gives 9.7dB, the minimum of the noise figure is 4.2dB, the measured IIP3 is -8.5dBm at 6GHz. It consumes 11mW power consumption from 1.1-V supply voltage. This chip was implemented by TSMC 0.18um IP6M process.

Index Terms — Low noise amplifier (LNA), Current-reused, Ultra-wide band (UWB), low power

I. INTRODUCTION

Two approaches have been proposed to exploit the spectrum of 3.1–10.6-GHz allocated for UWB systems. One uses multiband OFDM modulation with 14 528-MHz sub-bands and a fast frequency-hopping scheme. The other transmits short-duration pulses with position or polarity modulation, which results in signals spreading over several gigahertz of bandwidth [1].

The low noise amplifier (LNA) is mainly designed for UWB system. Many topologies have been presented in LNA designs, such as distributed amplifiers [2], resistive shunt feedback [3], cascade amplifier [4], and current–reused amplifier [5]. The distributed amplifier can improve gain at higher frequency and hence can extend the bandwidth. But it needs more inductors and thus consumes more power. Resistive shunt feedback has numerous advantages for broadband amplification including gain flatness, stability, noise figure, and matching. But feedback also exchange gain for bandwidth. However, saving power is very important for mobile installment. That goal can be reached by providing lower supply voltage.

In this paper, in order to reduce power consumption where current reused circuit is used. And T-match network with source degenerated inductor is used to achieve the input matching in section II. The circuit design and description are also addressed in this section.

The Measurement result is shown in section III. Finally, the conclusion is given in IV.

II. CIRCUIT DESIGN

A. Input matching network

Fig.1 shows the proposed circuit based on common source topology with current-reused technique. The first stage is used to reduce power consumption with current-reused technique. The second stage is worked for output matching and bandwidth extension. This section, the main circuit is designed to reduce component and the chip area. By using a source degenerated inductor coupled with high-pass filter is worked to form the input matching network. Design of the circuit of the input matching, to avoid using the resistive element as a bias, due to resistor itself will generate lots of noise, cause overall circuit noise rising, so in this paper, we uses inductance to reduce noise. Transistors, inductors, capacitors have their own internal resistance of the composition, so we use their internal parasitic resistance as 50Ω impedance matching, using a T-match network and the parasitic capacitance of the transistor makes imaginary part of the impedance elimination. The total input impedance of low-frequency MOS model is shown in equation (1).

Fig.1 Schematic of the proposed LNA.

Manuscript received Feb. 17, 2013; revised April 3, 2013. This work was supported in part by the U.S. Department of Commerce under Grant BS123456.

M.-T. Hsu was with the National Chiao Tung University, Hsin Chu, Taiwan R.O.C.. He is now with the Department and Institute of Electronic Engineering, National Yunlin University of Science and Technology, Douliou, Yunlin 64002, Taiwan R.O.C. (corresponding author to provide phone: (8865)5312063; e-mail: hsunt@yuntech.edu.tw).

Y.-C. Chang was with the Department and Institute of Electronic Engineering National Yunlin University of Science and Technology, Douliou, Yunlin 64002, Taiwan R.O.C. (e-mail: g9913739@yuntech.edu.tw).

Y.-H. Lin is with the Department and Institute of Electronic Engineering National Yunlin University of Science and Technology, Douliou, Yunlin 64002, Taiwan R.O.C. (e-mail: M10013231@yuntech.edu.tw).
In order to achieve lower power consumption, we adopt the current-reused structure to achieve high gain and avoid increasing the power consumption. The current-reused structure is the most easier topology for the circuit design. The presented LNA adopts two-stage cascade architecture to achieve enough power gain and bandwidth. The first stage is designed to resonate at the lower band, and the second stage is to resonate at the higher band. In order to achieve a flatness power gain, the inter-stage matching network is designed for gain compensation.

\[
Z_m = \frac{1}{sC_1} + \left\{ sL_1 / \left[ sL_s + \left( \frac{1}{sC_{s1} + \frac{g_m L_s}{C_{gs}}} \right) \right] \right\} \tag{1}
\]

B. Current-reused technique

III. MEASUREMENTS

Figure 3 shows the measured and simulated input reflection coefficient (S11) results. The measured S11 was lower than -10dB over the entire 3-16 GHz UWB frequency range. The measured and simulated of output reflection coefficients (S22) are shown in Figure 4. The measured S22 was less than -12 dB over a 3-16 GHz range. This proved the effectiveness of the broadband matching. In Figure 5 the measured and simulated forward gains (S21) are reported for the UWB LNA circuit. The maximum S21 was 9.7 dB. Figure 6 indicates the measured and simulated reverse isolation (S12) for the UWB LNA circuit. An excellent S12 was less than -26 dB. The measured and simulated NF is shown in Figure 7. The minimum NF was as low as 4.2 dB. The linearity of input third-order intercept point is -8.5dBm in Fig.8. The power consumption is 11mW at 1.1V supply voltage. The comparison of overall performance LNAs is defined as [6].

\[
FOM = \frac{\text{Gain}_{\text{max}}(\text{dB}) \times \text{BW(\text{GHz})}}{(F-1) \times \text{Pd(mW)}}
\] 

\( FOM \)
Where \( \text{Gain}_{\text{max}} \) is the maximum gain value, \( \text{BW} \) is the 3dB bandwidth, \( F \) is the absolute value of noise figure and \( P_d \) is the DC power consumption. Area represents the chip area and its value is related to a typical area of 1 \( \text{mm}^2 \).

Table I summarizes the measured performance of the LNA and compares with the other reported circuit performance. The proposed circuit shown a good performance with low power, high gain and low noise.

<table>
<thead>
<tr>
<th>Reference</th>
<th>( I[\mu A] )</th>
<th>( V[\mu V] )</th>
<th>( D[\mu A] )</th>
<th>( V[\mu V] )</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18( \mu )m CMOS</td>
<td>0.18( \mu )m CMOS</td>
<td>0.18( \mu )m CMOS</td>
<td>0.18( \mu )m CMOS</td>
<td>0.18( \mu )m CMOS</td>
</tr>
<tr>
<td>Frequency (GHz)</td>
<td>3.1-10.5</td>
<td>3.1-12.2</td>
<td>2.1-11.5</td>
<td>3.1-10.5</td>
<td>3.1-15</td>
</tr>
<tr>
<td>( S11 ) (dB)</td>
<td>&lt;0.9</td>
<td>&lt;0.75</td>
<td>&lt;0.9</td>
<td>&lt;1.2</td>
<td>&lt;1.0</td>
</tr>
<tr>
<td>( S21 ) (dB)</td>
<td>( \text{NA} )</td>
<td>&lt;10.9</td>
<td>( \text{NA} )</td>
<td>&lt;14</td>
<td>&lt;12</td>
</tr>
<tr>
<td>( S12 ) (dB)</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
</tr>
<tr>
<td>( S22 ) (dB)</td>
<td>12</td>
<td>13.1</td>
<td>12.4</td>
<td>13</td>
<td>9.7</td>
</tr>
<tr>
<td>( NFMN ) (dB)</td>
<td>3.8</td>
<td>2.7</td>
<td>3.6</td>
<td>4</td>
<td>4.2</td>
</tr>
<tr>
<td>( P_{oc} ) (mW)</td>
<td>9.8</td>
<td>13.9</td>
<td>14.3</td>
<td>4.6</td>
<td>11</td>
</tr>
<tr>
<td>( IIP3 ) (mW)</td>
<td>( \text{NA} )</td>
<td>0.9</td>
<td>1.0</td>
<td>14</td>
<td>8.5</td>
</tr>
<tr>
<td>Chip Size</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
<td>1.13</td>
<td>0.935</td>
<td>0.935</td>
</tr>
<tr>
<td>FOM</td>
<td>0.6</td>
<td>9.97</td>
<td>5.8</td>
<td>14.15</td>
<td>7.15</td>
</tr>
<tr>
<td>FOMv</td>
<td>( \text{NA} )</td>
<td>( \text{NA} )</td>
<td>5.28</td>
<td>15.23</td>
<td>7.97</td>
</tr>
</tbody>
</table>

IV CONCLUSION

This paper demonstrates a low power UWB LNA Based on the common source topology. The current-reused technique is used to form a cascoded structure to reduce the power consumption. Measurement results show the power gain with 9.7dB, noise figure with 4.2dB and IIP3 is -8.5dBm. The proposed circuit consumes 11mW from 1.1V supply voltage.

ACKNOWLEDGMENT

The project is supported by National Science Council (NSC 100-2221-E-224-072) The authors would like to thank the Taiwan Semiconductor manufacture company (TSMC) and Chip implementation Center (CIC) for the wafer fabrication and measurement.

REFERENCES