

# Asynchronous Sequential Symbol Synchronizers based on Pulse Comparison by Both Transitions at Quarter Bit Rate

Antonio D. Reis, Jose F. Rocha, Atilio S. Gameiro and Jose P. Carvalho

**Abstract**— This work studies the asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at quarter bit rate. Their performance will be compared with the standard reference asynchronous symbol synchronizers based on pulse comparison by both transitions at bit rate. For the reference and proposal variants, we consider two versions which are the manual (m) and the automatic (a).

The objective is to study the four synchronizers and evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal Noise Ratio).

**Index Terms**—Synchronism, Digital Communications

## I. INTRODUCTION

This work studies the asynchronous sequential symbol synchronizer based on pulse comparison operating by both transitions at quarter bit rate (ab/4). Their jitter is compared with the reference asynchronous synchronizers operating by both transitions at bit rate (ab) [1, 2].

For both, reference and proposal variant, we consider the versions manual (m) and automatic (a) [3, 4, 5, 6, 7].

The difference between the reference and proposal synchronizer is in the symbol phase comparator since the other blocks are similar. The phase comparator compares the input variable pulse duration  $P_v$  with the intern reference fixed pulse duration  $P_f$  and the error pulse  $P_e$  synchronizes the VCO (Voltage Controlled Oscillator) [8, 9].

The synchronizer regenerates the data, recovering a clock (VCO) that samples and retimes the data [10, 11, 12, 13].

Fig.1 shows the blocks of the general symbol synchronizer.




Fig.1 Synchronizer based on pulse comparison

$K_f$  is the phase comparator gain,  $F(s)$  is the loop filter,  $K_o$  is the VCO gain and  $K_a$  is the loop amplification factor that controls the root locus and then the loop characteristics.

Manuscript received March 15, 2015; Supports from UBI and FCT.

A. D. Reis is with the University of Beira Interior Covilha and Remote Detection Unit, Portugal (e-mail: adreis@ubi.pt).

J. F. Rocha is with the University of Aveiro and Institute of Telecommunications, Portugal (e-mail: frocha@ua.pt).

A. S. Gameiro is with the University of Aveiro and Institute of Telecommunications, Portugal (e-mail: amg@ua.pt).

J. P. Carvalho is with the University of Beira Interior Covilha and Remote Detection Unit, Portugal (e-mail: pacheco@ubi.pt).

In priori and actual state of the art was developed various synchronizers, now is necessary to know their performance.

The motivation of this work is to create new synchronizers and evaluate their performance with nnoise. To get good jitter curves. This contribution increases the knowledge on synchronizers. Following, we present the standard reference variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at bit rate, with versions manual (ab-m) and automatic (ab-a). Next, we present the proposal variant, asynchronous sequential symbol synchronizer based on pulse comparison by both transitions at quarter bit rate, with versions manual (ab-m/4) and automatic (ab-a/4). After, we present the design and tests. Then, we present the results. Finally, we present the conclusions.

## II. REFERENCE BY BOTH AT BIT RATE

The standard comparison reference, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at bit rate has two versions which are the manual (ab-m) and the automatic (ab-a) [1, 2].

The versions difference is in the phase comparator, the variable pulse  $P_v$  is common but the fixed  $P_f$  is different.

### A. Reference by both at rate manual (ab-m)

The block  $P_v$ , shown below, produces a variable pulse  $P_v$  between the input bits and VCO. The manual adjustment delay with Exor produces a manual fixed pulse  $P_f$  (Fig.2).




Fig.2 Asynchronous by both at rate and manual (ab-m)

The comparison between the pulses  $P_v$  and  $P_f$  provides the error pulse  $P_e$  that forces the VCO to synchronize the input. The block  $P_v$  is an asynchronous circuit (Fig.3).




Fig.3 Intern aspect of the block  $P_v$  (P. Var.)

$$Y_0 = Y_1 + Y_0 \bar{C}K + Y_0 D + D \bar{C}K$$

$$Y_1 = Y_1 CK + Y_1 D + Y_0 D CK$$

$$Z = Y_0 \bar{D} + \bar{Y}_1 D$$

Fig.4 shows the waveforms of the reference manual (equal to the corresponding synchronous version) [3].




Fig.4 Waveforms of the asynchronous by both at rate manual

The error pulse  $P_e$  diminishes during the synchronization time and disappear at the equilibrium point.

**B. Reference by both at rate automatic (ab-a)**

The block  $P_v$ , common with anterior, produces the variable pulse  $P_v$  between input and VCO. The block  $P_f$ , shown below, produces the comparison fixed pulse  $P_f$  (Fig.5).




Fig.5 Asynchronous by both at rate and automatic (ab-a)

The comparison between the pulses  $P_v$  and  $P_f$  provides the error pulse  $P_e$  that forces the VCO to follow the input. The block  $P_f$  is an asynchronous circuit (Fig.6).




Fig.6 Intern aspect of the block Pf (P. Ref.)

Fig.7 shows the waveforms of the reference automatic (equal to the corresponding synchronous version) [3].




Fig.7 Waveforms of the asynchronous by both at rate automatic

The error pulse  $P_e$  don't disappear, but the variable area  $P_v$  is equal to the fixed  $P_f$  at the equilibrium point.

**III. PROPOSAL BY BOTH AT QUARTER BIT RATE**

The new proposal, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at quarter bit rate has also two versions namely the manual (ab-m/4) and the automatic (ab-a/4) [3, 4].

The versions difference is in the phase comparator, the variable pulse  $P_v$  is common but the fixed  $P_f$  is different.

**A. Proposal by both at quarter manual (ab-m/4)**

The block  $P_v$  produces the variable pulse  $P_v$  between input transitions and VCO. The manual adjustment delay  $T/2$  with Exor produces a fixed pulse  $P_f$  (Fig.8).




Fig.8 Asynchronous by both at quarter rate and manual (ab-m/4)

The comparison between pulses  $P_v$  and  $P_f$  provides the error pulse  $P_e$  that forces the VCO to synchronize the input. The block  $P_v$  is an asynchronous circuit (Fig.9).




Fig.9 Intern aspect of the block Pv (P. Var.)

Fig.10 shows the waveforms of the proposal manual (equal to the corresponding synchronous version) [3].




Fig.10 Waveforms of the asynchronous both at quarter rate manual

The error pulse  $P_e$  diminishes during the synchronization time and disappear at the equilibrium point.

*B. Proposal by both at quarter automatic (ab-a/4)*

The block  $P_v$ , common, produces the variable pulse  $P_v$  between input and VCO. The block  $P_f$ , shown below, produces the comparison fixed pulse  $P_f$  (Fig.11).




Fig.11 Asynchronous by both at quarter rate and automatic (ab-a/4)

The comparison between the pulses  $P_v$  and  $P_f$  provides the error pulse  $P_e$  that forces the VCO to follow the input. The block  $P_f$  is an asynchronous circuit (Fig.12).




Fig.12 Intern aspect of the block  $P_f$  (P. Ref.)

Fig.13 shows the waveforms of the proposal automatic (equal to the corresponding synchronous version) [3].




Fig.13 Waveforms of the asynchronous both at 1/4 rate automatic

The error pulse  $P_e$  don't disappear, but the variable area  $P_v$  is equal to the fixed  $P_f$  at the equilibrium point.

#### IV. DESIGN, TESTS AND RESULTS

We present the design, tests and results of the various synchronizers [5].

##### A. Design

To have guaranteed results, is necessary to dimension all the synchronizers with equal conditions. Then, the loop gain  $Kl=KdKo=KaKfKo$  must be equal in all the synchronizers. The phase detector gain  $Kf$  and the VCO gain  $Ko$  are fixed. Then, the loop gain amplification  $Ka$  controls the root locus and consequently the loop characteristics.

For analysis facilities, we use normalized values for the transmission rate  $t_x=1$ baud, clock frequency  $f_{CK}=1$ Hz, extern noise bandwidth  $B_n=5$ Hz and loop noise bandwidth  $B_l=0.02$ Hz. Then, we apply a signal power  $P_s=A_{ef}^2$  and a noise power  $P_n=N_o=2\sigma_n^2\Delta\tau$ , where  $\sigma_n$  is the noise standard deviation and  $\Delta\tau=1/f_{Samp}$  is the sampling period. The relation between SNR and noise variance  $\sigma_n^2$  is

$$SNR = A_{ef}^2 / (N_o \cdot B_n) = 0.5^2 / (2\sigma_n^2 \cdot 10^{-3} \cdot 5) = 25 / \sigma_n^2 \quad (1)$$

Now, for each synchronizer, is necessary to measure the output jitter UIRMS versus the input SNR

- 1<sup>st</sup> order loop:

We use a cutoff loop filter  $F(s) = 0.5$ Hz, is 25 times greater than  $B_l = 0.02$ Hz, what eliminates the high frequency but maintain the loop characteristics. The transfer function is

$$H(s) = \frac{G(s)}{1+G(s)} = \frac{KdKoF(s)}{s+KdKoF(s)} = \frac{KdKo}{s+KdKo} \quad (2)$$

the loop noise bandwidth is

$$B_l = \frac{KdKo}{4} = Ka \frac{KfKo}{4} = 0.02\text{Hz} \quad (3)$$

So, with  $(K_m=1, A=1/2, B=1/2, K_o=2\pi)$  and loop bandwidth  $B_l=0.02$ , we obtain respectively the  $K_a$ , for analog, hybrid, combinational and sequential synchronizers, then

$$B_l = (K_a \cdot K_f \cdot K_o) / 4 = (K_a \cdot K_m \cdot A \cdot B \cdot K_o) / 4 \rightarrow K_a = 0.08 \cdot 2 / \pi \quad (4)$$

$$B_l = (K_a \cdot K_f \cdot K_o) / 4 = (K_a \cdot K_m \cdot A \cdot B \cdot K_o) / 4 \rightarrow K_a = 0.08 \cdot 2.2 / \pi \quad (5)$$

$$B_l = (K_a \cdot K_f \cdot K_o) / 4 = (K_a \cdot 1 / \pi \cdot 2\pi) / 4 \rightarrow K_a = 0.04 \quad (6)$$

$$B_l = (K_a \cdot K_f \cdot K_o) / 4 = (K_a \cdot 1/2 \cdot \pi \cdot 2\pi) / 4 \rightarrow K_a = 0.08 \quad (7)$$

For the analog PLL, the jitter is

$$\sigma_\phi^2 = B_l \cdot N_o / A_{ef}^2 = 0.02 \cdot 10^{-3} \cdot 2\sigma_n^2 / 0.5^2 = 16 \cdot 10^{-5} \cdot \sigma_n^2 \quad (8)$$

For the others PLLs, the jitter formula is more complicated.

- 2<sup>nd</sup> order loop:

Is not used here, but provides similar results.

##### B. Tests

We used the following setup to test synchronizers (Fig.14)




Fig.14 Block diagram of the test setup

The receiver recovered clock with jitter is compared with the emitter original clock, the difference is the jitter.

##### C. Results

We present the results in terms of output jitter UIRMS versus input SNR. Fig.15 shows the jitter - SNR curves of the four synchronizers which are the both rate manual (ab-m), the both rate automatic (ab-a), the both quarter rate manual (ab-m/4) and the both quarter rate automatic (ab-a/4).




Fig.15 Jitter-SNR curves of the 4 synchronizers (ab-m, ab-a, ab-m/4, ab-a/4)

We observe that, in general, the output jitter UIRMS decreases gradually with the input SNR increasing. The curves are monotone without jitter resonance zones.

We verify that, for high SNR, where normally the systems operate, the four jitter curves tend to be similar. However, for low SNR, the variant asynchronous both at rate manual (ab-m) and automatic (ab-a) are better than the variant asynchronous both at quarter rate manual (ab-m/4) and automatic (ab-a/4).

#### V. CONCLUSIONS

We studied four synchronizers involving the standard reference variant asynchronous by both transitions at bit rate with versions manual (ab-m) and automatic (ab-a) and the new proposal variant asynchronous by both transitions at quarter bit rate with versions manual (ab-m/4) and automatic (ab-a/4). Then, we tested and compared their jitter-SNR curves. We observed that, in general, the output UIRMS jitter curves decrease gradually with the input SNR increasing.

We verified that, for high SNR, the four synchronizers jitter curves tend to be similar, this is comprehensible since all the synchronizers are digital, with equal noise margin. However, for low SNR, the variant asynchronous by both at rate with their versions manual (ab-m) and automatic (ab-a) are better than the variant asynchronous by both at quarter rate with their versions manual (ab-m/4) and automatic (ab-a/4), this is comprehensible because the variant by both transitions at bit rate has minus states than the variant by both transitions at quarter bit rate and then, the time to pass from the error state to the correct state is lesser in 1st case.

The automatic asynchronous synchronizers at subrates have good performance, without jitter resonance zones.

In the future, we are planning to extend the present study to other types of synchronizers.

#### ACKNOWLEDGMENTS

The authors are grateful to the program FCT (Foundation for sScience and Technology).

#### REFERENCES

- [1] Jean C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE Jou. on Selected Areas in Communications p.82 Jan. 1983.
- [2] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Trans. on Communications com-30 N°10 pp.2297-2304. Oct 1982.
- [3] Hans H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal", Electronics Letters, Vol.19, Is.21, pp.897-898, Oct 1983.
- [4] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", IEEE Tran. Electron Devices p.2704 Dec 1985.
- [5] Antonio D. Reis, Jose F. Rocha, Atilio S. Gameiro, Jose P. Carvalho "A New Technique to Measure the Jitter", Proc. III Conf. Telecommunications pp.64-67 FFoz-PT 23-24 Apr 2001.
- [6] Marvin K. Simon, William C. Lindsey, "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", IEEE Transactions on Communications Vol. com-2.5 N°4, pp.393-408, April 1977.
- [7] J. Carruthers, D. Falconer, H. Sandler, L. Strawczynski, "Bit Synchronization in the Presence of Co-Channel Interference", Proc. Conf. on Electrical and Computer Engineering pp.4.1.1-4.1.7, Ottawa-CA 3-6 Sep. 1990.
- [8] Johannes Huber, W. Liu "Data-Aided Synchronization of Coherent CPM-Receivers" IEEE Transactions on Communications Vol.40 N°1, pp.178-189, Jan. 1992.
- [9] Antonio D'Amico, A. D'Andrea, Reggianni, "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR", IEEE Jou. on Sattelite Areas in Comm. Vol.19 N°12 pp.2320-2330, Dec. 2001.
- [10] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou "Data Synchronization Issues in GALS SoCs", Proc. 10th International Symposium on Asynchronous Circuits and Systems, pp.CD-Ed., Crete-Greece 19-23 Apr. 2004.
- [11] N. Noels, H. Steendam, M. Moeneclaey, "Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers", Proc. IEEE Int Conf. on Comm.(ICC'06) pp.2946-2951, Ist.-TK, 11-15 Jun 2006.
- [12] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "Carrier Phase Lock Loop and Bit Phase Lock Loop", Proc. IX Symposium on Enabling Optical Network and Sensors (SEONs) p.CD-Edited, Aveiro-PT 1-1 July 2011.
- [13] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, "Asynchronous Sequential Symbol Synchronizers based on Pulse Comparison by Both Transitions at Half Bit Rate", Proc. World Congress on Engineering 2014 'WCE 2014' pp.287-290, London-UK 2-4 July 2014.