Phase-Noise and Jitter in High Speed Frequency Synthesizer

Ahmed A. Telba, Member, IAENG, Senior Member, IEEE

Abstract—Jitter happens when data rates increase in high-speed input and output connections for data communications. Characterizing of jitter and measurement is challenge, jitter defined as the misalignment of edges in a sequence of data bits from their ideal positions. Misalignments can result in data errors, and raised bit error rate in digital communication. Tracking these errors over an extended period determines the system stability. Jitter can be due to deterministic and random phenomena, also referred to as systematic and non-systematic respectively. It is worth mentioning that the benefit of jitter is limited to applications using random number generation. There is hardly any other benefit from jitter. Phase noise and jitter are a very important issue when design a phase-locked and delay-locked loops. Different applications may have different emphasis on the jitter specifications. “Cycle-to-cycle” jitter refers to the time difference between two consecutive Cycles of a period signal. A RMS (root mean square) or peak-to-peak value is used to describe a random jitter. According to the noise sources, it can be classified as internal jitters, caused by the building blocks of PLLs and DLLs, and external jitters. Jitters in an Oscillator have been examined for almost half a century and still a hot topic.

Index Terms—Modelling and simulation, phase-locked loop, PLL, frequency synthesizer, jitter noise, phase noise, synchronization in digital transmission.

I. INTRODUCTION

JITTER happens when data rates increase in high-speed input and output connections for data communications. Characterizing jitter is a challenge, as is its measurement. Jitter defined as the misalignment of edges in a sequence of data bits from their ideal positions [1]. Misalignments can result in data errors, and raised bit error rate in digital communication. Tracking these errors over an extended period determines the system stability. Jitter can be due to deterministic and random phenomena [11], also referred to as systematic and non-systematic respectively [2]. It is worth mentioning that the benefit of jitter is limited to applications using random number generation. There is hardly any other benefit from jitter. Hence, the disadvantages of jitter highly outweigh its benefits.

Timing jitter is of great concern in high frequency timing circuits. Its presence can degrade the system performance in many high-speed applications [3]. This paper describes the relation between phase noise and jitter in high speed communication as shown in fig. 1 the real measurements of jitter in T1 carrier using Wave Runner LECROY Oscilloscopes 1 GHz, 10 GS/s in this experimental work gives the different measurements such as the minimum and maximum jitter in the frequency range standard deviation of time measurements it gives also the Fourier, 1St, 3rd, and 5th harmonics of the carrier frequency as shown in figure 1.

One of techniques used to minimize jitter by using a wide range low jitter clock source using only one crystal oscillator using two phase-locked loops connected in cascade. The first one has a voltage-controlled crystal oscillator to eliminate the input jitter and the second is a wide-band phase-locked loop. Simulating the root-mean-squared jitter of the system is important to analyze system performance [9-10].

One important advantage of using the proposed system is that it uses only one voltage-controlled crystal oscillator for multiple carrier frequencies, while reducing jitter considerably. The dual phase-locked loop system as proposed designed, built and tested in the laboratory and the results shown in fig.1 and fig. 2.

![Fig. 1 jitter in high frequency synthesizer](image)

Manuscript received March 11, 2017; revised April 1, 2017. This work supported in part by the Research Center of Collage of Engineering, King Saud University. Ahmed A. Telba is with King Saud University, Electrical Engineering Department, P.O. Box 800, Riyadh 11421, Saudi Arabia, E-mail: atelba@ksu.edu.sa.

II. HOW PHASE NOISE QUANTITIES RELATE TO TIMING JITTER

Timing jitter is the critical performance parameter for clock recovery applications and sampled-data systems.

Cycle-to-cycle timing jitter is relate to phase noise, we first derive the phase jitter for an oscillator with frequency \( f \) and period \( T \), over a correlation time \( T[6] \).
The result has been derived in reference [8].

### III. TIMING JITTER

Timing jitter is an important specification for digital circuits and sampled-data systems. To demonstrate the impact of clock jitter, consider the sampling clock for an ADC [4]. Any error in the sampling instant directly translates into an error in the sampled voltage as displayed in Fig. 1, thus reducing the overall resolution of the converter. For an ADC with Nyquist rate \( f_s \) full-scale voltage VFS, and resolution of \( B \) bits, the largest possible slew rate comes for the signal [5]

\[
V_{\text{bin}} = \frac{V_{\text{FS}}}{2^B}
\]

Therefore, the requirement for timing jitter is

\[
\sigma_{\Delta t} = \frac{V_{\text{bin}}}{dV/dt_{\text{max}}} = \frac{1}{2^{B-1} \pi f_s}
\]

IV. SPURIOUS TONES

Since all frequency synthesizers generate the carrier frequency by locking to a high-precision low frequency oscillator, the circuits are periodic at the lower reference frequency. This causes spurious tones to appear around the carrier at the output of the frequency synthesizer. For a fixed-frequency synthesizer, the spurs appear at the frequencies

\[
\sigma^2_{\Delta \phi} = 8 \int_0^f L_1 \sin^2 \left( \frac{\pi T}{T} \right) df
\]

\[
= 4 L_1 \left( f_1 - \frac{\sin 2f_1 T}{2\pi T} \right)
\]

Where \( L_1 \) is related to the value of in-band phase noise.

A free-running oscillator phase noise spectrum has a region where \( L(\Delta f) \propto (\Delta f)^2 \). Hence, we can model the noise as white, frequency modulated (FM) noise as described in [7],

\[
L(\Delta f) = \frac{K}{(\Delta f)^2}
\]

Where

\[
K = L(\Delta f_1) (\Delta f_1)^2
\]

Therefore,

\[
\sigma^2_{\Delta \phi} = 4 \int_{-\infty}^{\infty} L(\Delta f) \sin^2 \left( \frac{\pi \Delta f T}{\Delta f} \right) \Delta f
\]

\[
= 4 \int_{-\infty}^{\infty} \left( \frac{\sin (\pi \Delta f T)}{\Delta f} \right)^2 \Delta f
\]

Using Parseval’s relation, the integral can be evaluated as

\[
\sigma^2_{\Delta \phi} = 4K\pi^2 T = L(\Delta f_1) (2\pi \Delta f_1)^2 T
\]

Relating the variance in phase to timing jitter,

\[
\sigma^2_{\Delta \phi} = \frac{\sigma^2_{\Delta \phi}}{(2\pi f_c)^2} = L(\Delta f_1) \left( \frac{\Delta f_1}{f_c} \right)^2 T
\]
Thus, the spurious tones related to timing jitter by

\[
P_{\text{spur}}(\text{dBc}) = 20\log_{10}\left(\sqrt{2\pi f_c \sigma_{\Delta T}}\right)
\]  

(17)

V. CONCLUSION

Phase noise and jitter are a very important issue when design a phase-locked and delay-locked loops. Different applications may have different emphasis on the jitter specifications. “Cycle-to-cycle” jitter refers to the time difference between two consecutive Cycles of a period signal. A RMS (root mean square) or peak-to-peak value is used to describe a random jitter. Jitter can be considered as time variant of the clock period. When a clock/data signal travels through a non-ideal channel and corrupted with noise, there are some uncertainties about the clock/data edges, which move in time. With large noise, the data eye may close and make data/clock recovery extremely difficult. If the generated clock is jittering, it may not be placed on the center of data eye and make a wrong decision. Such random variation cannot be recovered by simple amplification or clipping. A PLL circuit can be used to efficiently recovery or regenerate the clock/data with low jitter. In the frequency domain, such timing jitter is called phase noise.

ACKNOWLEDGMENT

The researcher would like to thank the Research Center College of Engineering King Saud University, Kingdom of Saudi Arabia for the financial support provided for the research project.

REFERENCES

BIOGRAPHY

Dr. Ahmed Telba received his PhD from School of Engineering, Design and Technology, University of Bradford UK Electronics and Telecommunications. Currently he is a postdoctoral research associate in Electronics and Communications, Electrical Engineering Department collage of Engineering, King Saud University Saudi Arabia. Research interests include analogue circuit design, phase locked loop, jitter in digital telecommunication networks, pizo actuator, pizo generation and FPGA.