# A Current-Mode Controllable Logarithmic Function Circuit using MOSFET in Subthreshold

Munir A. AL-Absi and Karama M. Altamimi

Abstract: —A novel CMOS current-mode controllable lowvoltage and low-power logarithmic function circuit is introduced. It consists of an OTA and two PMOS transistors biased in weak inversion region. The proposed design provides high dynamic range, controllable amplitude, high accuracy and it is insensitive to temperature variation. The circuit operates from  $\pm$  0.5V power supply and consumes 110nW. The functionality of the proposed circuit was verified by simulation using HSPICE with 0.35µm CMOS process.

*Index Terms*—weak inversion, logarithmic function, current mode

# I. INTRODUCTION

Nowadays, a significant increase in the use of CMOS N technology for realization of analog circuits has been observed. Current-mode circuits received more attention than their voltage-mode counterparts. CMOS circuits with nonlinear functions will greatly enhance signal processing capabilities, such as clock recovery, waveform generation, adaptive filtering..etc. Logarithmic functions and amplifier produces an output that is proportional to the logarithm of the input. These type of circuits are used in applications that require compression of analog input data, linearization of transducers that have exponential outputs, and analog multiplication and division. Logarithmic functions are also widely used in many signal processing applications. For this purpose, a number of logarithmic function design topologies already introduced in the literature [1–7]. However, all these realizations have at least one of the following drawbacks:

- Absence of low voltage operation capability [2, 3, 6]
- Limited dynamic range [3, 4],
- Employment of BJT transistors [2, 3, 6],
- Doesn't enjoy Current-Mode [1, 3, 5, 6],
- Realize a logarithmic function for input equal to or greater than unity [3, 4, 6, 7],

Manuscript received Feb 26, 2012; revised March 27, 2012. This work is supported by KACST under the National Science and Technology & Innovation Plan.

Munir A. Al-Absi. is with king Fahd university, Dhahran, Saudi Arabia (corresponding author to provide phone: 966-3860-3696; fax: 966-3860-3535; e-mail: mkulaib@kfupm.edu.sa).

Karama M. Al-Tamimi is graduate student at KFUPM, Dhahran, Saudi Arabia, (e-mail: kmt340@kfupm.edu.sa).

- Temperature dependent [2, 3],
- Relatively high power consumption [6, 7],
- No gain controllability [3, 4, 5, 6],
- To some extent, linearity error is high [5, 6, 7],
- Use passive elements i.e. resistors [2, 3, 4, 6],
- Complexity [6, 7].

In this paper, we propose a compact current-mode CMOS logarithmic circuit capable of performing the logarithmic of normalized input signal greater than zero. Simulation results are also presented to verify the theoretical analysis.

## II. PROPOSED CIRCUIT

The proposed design concept is shown in Fig 1. It consists of an Operational Transconductance Amplifier (OTA) and two PMOS transistors, M5 and M6 biased in weak inversion region.



Fig. 1 Proposed logarithmic circuit

It is well known the output current of the OTA is given by:  $I_{out} = g_m(V_1 - V_2)$  (1)

where  $g_m$  is the transconductance of the MOSFET pair used in the OTA,  $V_1$  and  $V_2$  are the OTA's two input voltages. For the MOSFET to work in weak inversion forward saturation, the following two conditions must be satisfied [8]: Proceedings of the World Congress on Engineering and Computer Science 2012 Vol II WCECS 2012, October 24-26, 2012, San Francisco, USA

$$V_D - V_S \ge 3V_t$$
 for nMOS,  
 $V_S - V_D \ge 3V_t$  for pMOS and  
 $I_D < 2n \frac{KW}{L} V_t^2$ 

Transistors M5 and M6 are biased in weak inversion region and are used to convert currents  $I_x$  and  $I_{in}$  to voltages  $V_1$  and  $V_2$  respectively in logarithmic form as shown in equations (2) and (3) respectively:

$$V_1 = V_{DD} - V_{sg5} = V_{DD} - nU_T ln \left(\frac{I_x}{I_{Do}}\right)$$
(2)

$$V_2 = V_{DD} - V_{sg6} = V_{DD} - nU_T ln\left(\frac{I_{in}}{I_{Do}}\right)$$
(3)

Where,  $V_{DD}$  is the supply voltage,  $V_{sg}$  is the source-to-gate voltage,  $U_T = \frac{KT}{q}$  is the thermal voltage, n is the slope factor and  $I_{Do}$  is the leakage current of the MOSFET.

Combining equations (2) and (3) yields:

$$\frac{\left[\left(V_{1}-V_{2}\right)\right]}{nU_{T}} = \ln\left(\frac{l_{in}}{l_{x}}\right)$$
(4)

Combining (4) and (1), one can easily get the output current  $I_{out}$  expressed by:

$$I_{out} = g_m n U_T ln \left(\frac{l_{in}}{L}\right)$$
(5)

The complete circuit diagram of the proposed design is shown in Fig 2. Transistors M1-M4 forms the OTA.



Fig. 2 The complete circuit diagram

The transconductance  $g_m$  of the transistor in weak inversion region is given by:

$$g_{\rm m} = \frac{l_{\rm D}}{n U_{\rm T}} \tag{6}$$

Where,  $I_D$  is the drain current of MOSFETs M1 and M2 and is given by:

$$I_{\rm D} = \frac{I_{\rm SS}}{2} \tag{7}$$

From (5) and (6) the output current can be written as:

$$I_{out} = I_D ln \left(\frac{I_{in}}{I_x}\right)$$
(8)

With reference to equation (8), if the current  $I_x$  is fixed, the output current  $I_{out}$  is proportional to the logarithm of the input current  $I_{in}$ . The amplitude of the output current can be controlled by the varying the current  $I_D$  of the OTA.

#### III. SIMULATION RESULTS

The functionality of the proposed circuit was carried out using HSPICE level 49 in  $0.35\mu$ m CMOS technology. The simulation results are shown in Fig3 for  $I_{ss} = 100$ nA (i.e. $I_D = 50$ nA),and VDD = -VSS=0.5V. It is evident from Fig 3 that the simulated results are in excellent agreement with the calculated values. The input dynamic range is 300nA and the maximum linearity error is 2% at 300nA below this value , the linearity error is 0.01%. The circuit was simulated for controllability by varying the bias current ID, for  $I_D = 40,45$  and 50 nA. The simulation result for different bias current is shown in Fig 3.

The circuit was simulated against temperature variation for three different values of temperature, namely 20, 25 and 30 °C. Simulation result is shown in Fig 5. It is clear from the figure that the proposed design is temperature insensitive





Fig. 4 Output current with different values of ID



## IV. CONCLUSION

A novel CMOS current-mode logarithmic function circuit was developed. The circuit enjoys highly accurate logarithmic function for any value of  $I_{in}$  greater than zero. The design has a controllable gain and is temperature insensitive. The performance of the proposed logarithmic circuit was verified using HSPICE 0.35µm CMOS process. The circuit consumes around 110 nW and has a linearity error of .01%.

#### ACKNOWLEDGMENT

Acknowledgment is due to King Fahd University of Petroleum and Minerals for providing support to this work. Thanks are extended to Prof. Abuelmaatti for his valuable comments.

#### References

- Nacer Abouchi and Romuald Gallorini.:, 'Exponential and Logarithmic Functions Using Standard CMOS 0.8µm Technology', Analog Integrated Circuits and Signal Processing, Vol. 27,No. 1 ,April 21, 2001,pp. 73-83.
- [2] Muhammad Taher Abuelma'atti and Osama Oglah Faris.: 'A Currentmode Logarithmic Function Circuit', Active and Passive Electronic Components, vol. 27, no. 3, pp. 183-187, 2004.
- [3] A. Ghanaatian-Jahromi, A. Abrishamifar, and A. Medi.: 'A Novel Voltage-to-Voltage Logarithmic Converter with High Accuracy', Journal of Selected Areas in Microelectronics (JSAM), 2011,pp. 1-5.
- [4] C. Huang and S. Chakrabartty.: 'Current-input current-output CMOS logarithmic amplifier based on translinear Ohms law', Electronics Letters, Vol. 47, No. 7, March 31, 2011, pp. 433-434.
- [5] Y. Karimi and A. Abrishamifar.: 'A low power configurable analogue block', in 2011 19th Iranian Conference on Electrical Engineering, ICEE,18 July2011, pp.1-5.
- [6] C. D Holdenried et al.: 'A DC-4-GHz true logarithmic amplifier theory and implementation', IEEE Journal of Solid-State Circuits Vol.37, No. 10 October 2002, pp. 1290- 1299.
- [7] F. Bergouignan et al.: 'Designs of a logarithmic and exponential amplifiers using current conveyors', Third IEEE International Conference on Electronics, Circuits, and Systems, 1996Vol 1.1, pp. 61-64.
- [8] Fabio A. Salazar, Marco A. Pacheco and Marely Vellasco: 'Micro power CMOS Analog Cell', Symposium on integrated Circuit Design, 30 Sep-1998, 187-190.