An Innovative Transient Free TBSC Compensator with Closed Loop Control for Fast Varying Dynamic Load

Swapnil D. Patil, Anwar M. Mulla, U. Gudaru, D. R. Patil, Member IAENG.

Abstract— Topology for reactive power compensation suitable for dynamic loads in closed loop is presented. The scheme consists of Thyristor Binary Switched Capacitor (TBSC) banks. TBSC is based on a chain of Thyristor Switched Capacitor (TSC) banks arranged in binary sequential manner. A transient free switching of TBSCs is carried out. Proposed topology allows stepless reactive power compensation for dynamic loads in very fast responding closed loop. Simulation results show that the proposed scheme can achieve reactive power compensation cycle to cycle basis and the harmonics contents of source are maintained at insignificant levels due to filtering action of TBSC.

Index Terms— Reactive power compensation, TBSC, transient free switching.

I. INTRODUCTION

It is well documented in literature and through public discussions at various levels that a substantial power loss is taking place in our low voltage distribution systems on account of poor power factor, due to inadequate reactive power compensation facilities and their improper control. Switched LT capacitors can directly supply the reactive power of loads and improve the operating condition. Government of India has been insisting on shunt capacitor installations in massive way and encouraging the state electricity boards through Rural Electrification Corporation and various other financing bodies [1, 2]. The expansion of rural power distribution systems with new connections and catering to agricultural sector in wide spread remote areas, giving rise to more inductive loads resulting in very low power factors. The voltages at the remote ends are low and the farmer's use high HP motors operating at low load levels with low efficiencies. This is giving rise to large losses in the distribution network. Thus

there exists a great necessity to closely match reactive power

Manuscript received July 12, 2014; revised August 4, 2014. This work was supported in partly by the Electrical Engineering Department of Annasaheb Dange College of Engineering and Tech., Ashta, Maharashtra India as PG project.

Swapnil D. Patil is a PG scholor with Annasaheb Dange College of Engineering and Tech., Ashta, Maharashtra India. swapnil6006@rediffmail.com

Prof. Dr.Anwar M Mulla, is Prof. & Principal with Annasaheb Dange College of Engineering and Tech, Ashta, Maharashtra India.

Prof. Dr. U. Gudaru is with Annasaheb Dange College of Engineering and Tech, Ashta, Maharashtra India.

Prof. Dr. D.R.Patil is Prof. & Head of Department Walchand College of Engineering, Sangli, India. <u>dadasorpatil@gmail.com</u>.

with the load so as to improve power factor, boost the voltage and reduce the losses. The conventional methods of reactive power supply are through switched LT capacitors, mostly in equal steps in various automatic power factor controllers developed by number of companies. In this paper, a more reliable, technically sound, fast acting and low cost scheme is presented by arranging the contactor switched capacitor units in five binary sequential steps. This enables the reactive power variation with the least possible resolution. In addition a thyristor controlled reactor of the lowest step size is operated is conjunction with capacitor bank, so as to achieve continuously variable reactive power. As there is reduction in loss with shunt compensation in the feeders, the efficiency increases and conservation of energy takes place. Besides the enhancement transformer loading capability the shunt capacitor also improves the feeder performance, reduces voltage drop in the feeder and transformer, better voltage at load end, improves power factor, improves system security with enhanced utilization of transformer capacity, gives scope for additional loading, increases over all efficiency, saves energy due to reduced system losses, avoids low power factor penalty, and reduces maximum demand charges.

In this paper, a more reliable, technically sound, fast acting and low cost scheme is presented by arranging the thyristor switched capacitor units in five binary sequential steps. This enables the reactive power variation with the least possible resolution. As there is reduction in loss with shunt compensation in the feeders, the efficiency increases and conservation of energy takes place. Besides the enhancement of transformer loading capability the shunt capacitor also improves the feeder performance, reduces voltage drop in the feeder and transformer, better voltage at load end, improves power factor and improves system security, increases over all efficiency, saves energy due to reduced system losses, avoids low power factor penalty, and reduces maximum demand charges.

II. DESIRABLE FEATURES

The desirable features of the proposed scheme are as follows:

- It maintains the power factor at the PCC to any specified value.
- It compensates for rapid variation in reactive power or voltages.
- Maximum compensation time is 20 msec.
- No transients or harmonics are allowed to be present due to fast selective instants of switching in well co-ordinate manner.

Proceedings of the World Congress on Engineering and Computer Science 2014 Vol I WCECS 2014, 22-24 October, 2014, San Francisco, USA

- It is adaptive in the sense that the amount of the compensation is determined and provided on a cycle by cycle basis.
- Capacitors are sized in binary sequential ratio for minimum size of switching steps.
- The control strategy is error activated to match with the load reactive power for the chosen time interval.
- It is flexible to choose required number of steps as per the resolution.
- Resolution can be made small with more number of steps.

III. PROPOSED TOPOLOGY DESCRIPTION

This paper presents a simple topology, which is shown in Fig.1. The proposed scheme consists of Thyristor Switched Capacitor (TSC) banks in binary sequential steps known as Thyristor Binary Switched Capacitor (TBSC).

This TBSC facilitates stepless control of reactive power closely matching with load requirements so as to maintain desired power factor. The proposed topology has following distinctive features:

1) TSC banks are arranged in Binary sequential steps to provide almost continuous reactive power compensation.

2) Transient free switching is obtained by pre-charging the capacitors to the negative/positive peak of supply voltage and firing the thyristors at the negative/positive peak of supply voltage.

3) It compensates for rapid variation in reactive power.

4) Reactive power compensation is achieved in cycle by cycle basis.

At the distribution transformer requiring total reactive power Q for improving the power factor from some initial value P.f1 to the desired value P.f2 at the load. This Q can be arranged in binary sequential 'n' steps, satisfying the following equation:

$$Q = 2^{n}C + 2^{n-1}C + \dots + 2^{2}C + 2^{1}C + 2^{0}C$$

The schematic diagram of the capacitor bank in five binary sequential steps through contactors and with respective current limiting reactors is shown in Fig.1 TBSC Compensator connected at the point of common coupling (PCC) for reactive power compensation is shown in Fig.1.

The operating principle of each equipment is analyzed in the following sections.

A. TBSC

TBSC consists of an anti-parallel connected thyristor and diode as a bidirectional switch in series with a capacitor and a current limiting small reactor. Transient free switching of capacitors is obtained by satisfying following two conditions

- a. Firing the thyristors at the negative/positive peak of supply voltage
- b. Precharging the Capacitors to the negative/positive peak of supply voltage

TSC current is sinusoidal and free from harmonics, thus eliminating the need for any filters. Small-series inductor is placed in series with capacitor. It serves following purposes

- a. It limits current transients during overvoltage conditions and when switching at incorrect instants or at the inappropriate voltage polarity.
- b. The chosen inductor magnitude gives a natural resonant frequency of many times the system nominal frequency. This ensures that the inductance neither creates a harmonic-resonant circuit with the network nor dampers.

In the proposed paper capacitor bank step values are chosen in binary sequence weights to make the resolution small. If such 'n' capacitor steps are used then 2^n different compensation levels can be provided [6]. In this paper five TBSC banks are arranged as 2.5: 5: 10: 20: 40 KVAR in star connected with neutral grounded configuration.




Fig.1. TBSC Compensator

Proceedings of the World Congress on Engineering and Computer Science 2014 Vol I WCECS 2014, 22-24 October, 2014, San Francisco, USA

B. CONTROLLER

Controller is the heart of compensator. Voltage V and current I at PCC are sensed by Potential Transformer (P.T.) and Current Transformer (C.T.) respectively and given to controller. Controller determines the value of reactive power required to achieve the desired power factor and then generates the control signals (gate signals) which are given to TBSC banks. By coordinating the control of TBSC, it is possible to obtain fully stepless control of reactive power in closed loop. The control signals (gate signals) which are given to TBSC banks.

IV. CONTROLLER DESCRIPTION

A. TBSC Closed Loop Operation

A block diagram of reactive power compensator using TBSC banks is shown in Fig.2. Reference reactive power, Q_{Ref} is calculated from the desired power factor. Actual reactive power at PCC, Q_{Actual} is calculated by sensing voltage and current at PCC by P.T. and C.T. respectively. Error between Q_{Ref} and Q_{Actual} is given to PI Controller. A Discrete PI Controller is used. Output of PI Controller is given to ADC and its output is given to TBSC banks in such a way that no transients occur. In this way closed loop operation of TBSC banks for reactive power compensation is achieved.




Fig.2 TBSC Closed loop operation.

V. BINARY CURRENT GENRATION

The Fig.3 shows the binary operation of the var compensator proposed in fig.1. The total compensating current from phase "R" (total ic), is being increased step by step. The capacitor currents from the branches Bl (ic1), B2 (ic2), B4 (ic4), and B8 (ic8) are shown in fig.3 respectively. In fig.3 the total compensating current for the phase "R" (total ic) is displayed (total ic=ic1+ic2+ic4+ic8).

The total compensating current from phase "R" (total ic), is being increased step by step. The capacitor currents from the branches Bl (ic1), B2 (ic2), B4 (ic4), and B8 (ic8) are shown in fig.3 respectively. In fig.3 the total compensating current for the phase "R" (total ic) is displayed (total ic=ic1+ic2+ic4+ic8). It can be noted that harmonics or inrush problems are not generated, and that the current total ic seems to vary continuously. The transitions during connection and disconnection are quite clean




Fig.3 Compensating current for phase "R"

a) (Ic1) Current through B1 b) (Ic2) Current through B2

b) (Ic3) Current through B4 d) (Ic4) Current through B8

The Fig.4 shows the voltage across each capacitor (C1, C2, C3, C4) bank at the time of binary operation of the var compensator proposed in fig.1.




Fig.4 Voltage across capacitor (Vc1, Vc2, Vc3, Vc4).

VI. SIMULATION RESULTS

MATLAB/SIMULINK is used in this paper for simulation. Data used in Simulation:-

- a. Source:-Voltage V = 400 V, Rs = 0.0287Ω , Ls = 0.20471 mH.
- b. TBSC banks:-Five TBSC banks are used in the simulation whose values are shown in Table I.

Proceedings of the World Congress on Engineering and Computer Science 2014 Vol I WCECS 2014, 22-24 October, 2014, San Francisco, USA

TABLE 1:Values of five TBSC banks			
Sr.	Q	с	L
No.	(in KVAR)	(in μF)	(in mH)
1.	2.5	45	0.32
2.	5	90	0.16
3.	10	180	0.08
4.	20	360	0.04
5.	40	720	0.02

Continuously changing reactive power, Q_L is obtained by simulating three phase dynamic load. The nature of load variation is as shown in Fig.5.




Fig.5 Simulation of three phase dynamic load..

Minimum reactive power Q_{min} , maximum reactive power Q_{max} , and base reactive power Q_{base} can be varied by changing the parameters of three phase dynamic load. In all simulations Q_{Ref} is set to zero since it is assumed that desired P.F.is unity at all times.

A. TBSC Closed Loop Operation

Discrete PI controller with $K_P = 0.565$ and $K_I = 25$ is used. 5 bit ADC is used in simulation. Parameters of Threephase dynamic load block are adjusted in such a way that Q_L varies continuously from $Q_{Min.} = 1$ KVAR to $Q_{Max.} = 41$ KVAR with base load $Q_{Base.} = 10$ KVAR. This variation takes place in five seconds. Waveforms of load reactive power Q_L , reactive power given by TBSC, $Q_{comp.(TBSC)}$ and actual reactive power Q_{Actual} at PCC are shown in Fig.6.

From simulation results it is seen that $Q_{comp.(TBSC)}$ closely follows Q_L shown in Fig.6, and actual reactive power Q_{Actual} at PCC is approximately +250 to -250 VARs at all discrete switching instances. The small error is due to the binary switching arrangement of TBSCs. These errors can be minimized by adding more number of capacitor banks in TBSC.




Fig.6 Simulation Result of TBSC operation.

Current waveforms through all TBSC banks and source (of R phase) are shown in Fig.7 which are free from both harmonics and transients.




Fig.7 Current waveforms through all TBSC bank and source (of R phase only)

Proceedings of the World Congress on Engineering and Computer Science 2014 Vol I WCECS 2014, 22-24 October, 2014, San Francisco, USA

VII. CONCLUSION

A topology using a TBSC has been presented. The TSC bank step values are chosen in binary sequence weights to make the resolution small. Current flowing through TBSC as Well as source is transient free. Harmonic content in source current is negligibly small. By coordinating the control of TBSC, it is possible to obtain fully stepless control of reactive power. Also one can operate the system at any desired power factor. Proposed topology can compensate for rapid variation in reactive power on cycle to cycle basis. An attempt is made through this work to develop a scheme with thyristors to reduce the cost by avoiding IGBT's and IGCT's, technically sound with reliable performance during both steady state and transient conditions, suitable for rapidly changing / fluctuating loads such as arc furnaces, tractions loads, welding equipments etc., and self regulating operations are practically both transient and harmonics free. The scheme developed is most suitable for highly nonlinear, fluctuating and harmonic generating loads. It gives following benefits:

- Maintaining the power factor at unity.
- Minimum feeder current and loss reduction.
- Improvement in distribution feeder efficiency.
- Improvement in the voltage at load end.

• Relief in maximum demand and effective utilization of transformer capacity.

• Saving in monthly bill due to reduction in penalty on account of poor power factor, and reduction in maximum demand charges.

- Conservation of energy takes place.
- It is possible to get stepless control of Q closely matching with load requirements
- The combination offers greater flexibility in control.

VIII. REFERENCES

- C. Maffrand, J. W. Dixon, and L. Morán, "Binary controlled, static VAR compensator, based on electronically switched capacitors," in Proc. IEEE PESC'98, pp.1392–1396, 1998.
- [2] Juan Dixon, Luis Morán, José Rodríguez, Ricardo Domke, "Reactive power compensation technologies, state of-the-art review", Proc. IEEE, vol. 93, no. 12, pp.2144-2164, 2005.
- [3] U. Gudaru and D. R. Patil, "An Innovative Transient Free Adaptive SVC in Stepless Mode of Control", World Academy of Science Engineering and Technology 77 2011, pp.200-207.
- [4] R. Sastry Vedam and Mulukutla S. Sarma, "Power Quality -VAR compensation in power systems", CRC press, Taylor and Francis Group 2009, pp.19–20.
- [5] C.Sankaran, "Power Quality", CRC press LLC, 2002. pp.12-24.
- [6] L. Smith, "A practical approach in substation capacitor bank applications to calculating, limiting and reducing the effects of transient current," IEEE Trans. Ind. Applicat., vol. 31, pp. 721–724, July/Aug. 1995.
- [7] R. Mohan Mathur and Rajiv K. Varma, "Thyristor-based FACTS controllers for electrical transmission systems", a John Wiley and sons, Inc. Publication, 2002, pp.47–82.





Swapnil D. Patil aged 23 has obtained his B.E. in Electrical Engineering with First Class with distinction in 2013 from Shivaji University, Kolhapur (MS). Currently he is pursuing his post graduation from the same university. Now he is working as Assistant Professor at Annasaheb Dange College of Engg. And Tech., Ashta, Sangli (India). His areas of interest are Power System, FACTS and Power Quality.

A. M. Mulla has 19 years of experience in teaching. He is Ph.D. in Electrical Engineering. He has done B.E. (Electrical Engineering) from Government college of Engg. Karad (India), and M.E. (Electrical Power systems) from Walchand College of Engineering Sangli. His research interests include High Voltage Engg, Renewable Energy sources and Applications, Wind Power Generation, Instrumentation and control. He has published 10 research papers in reputed

International/ National Journals/ Conferences. Presently he is working as Principal, at Annasaheb Dange College of Engineering and Technology, Ashta, India.



D. R. Patil aged 57 has obtained his B.E. (Electrical) in first class in 1981 and M.E. (Electrical) in first class from Shivaji university, Kolhapur. He started his teaching carrier from 1985, as a lecturer in Electrical department of Walchand College of Engineering, Sangli (INDIA). Subsequently in 1993 he promoted as a assistant professor of control systems on the post graduate.. He has been actively associated with teaching various subjects of control systems as well as

power systems at post graduate levels. He has guided almost 70 dissertation / project at post graduate level and about 30 projects at under graduate levels. He has about 20 international conference and 15 national conference / seminars publications.. He conducted 3 workshops and 3 training programs in the institute. Also, he has attended 12 summer / winter schools. His areas of interest are control systems applicable to power systems. He submitted the Ph.D. Thesis under Prof. Dr. U. Gudaru.



U. Gudaru, aged 73 years has obtained his B.E. in 1962, M.E. in 1966 and Ph.D in 1983. He published three papers at International level, and presented / published 32 other papers at National seminars / Journals. After superannuation in 1999, the All India Council for Technical Education (AICTE) has awarded Emeritus Fellowship for carrying out research work on the topic, —Measures for Power Quality Improvement||.

The author is a Fellow of Institution of Engineers (India) in their Computer Engineering Division. He is a member of IEEE in their power engineering society since 2000.