

# A QoS-Enabled Optical-Electronic Networks-on-Chip

Guoming Nie, Ning Wu, Fen Ge, and Gaizhen Yan

**Abstract**—Photonic on silicon is recently envisioned as a promising technology to solve the power and latency problem in large scale Networks-on-Chip (NoCs). However, its inability in storing and processing data makes it unsuitable to directly be implemented like traditional buffered NoCs. Hybrid optical-electronic networks (HOE-NoC) solve the problem by introducing circuit switching technologies. Anyway, the optical bandwidth for an individual flow highly depends on the path setup process. Path setup between neighbored nodes is easier than the one between the nodes far from each other. But in HOE-NoC, optical links usually delivers large and long distance traffic. Therefore, without quality-of-service (QoS) management, there would be severe unfairness problem among individual flows. This paper is motivated to develop a QoS-Enabled hybrid optical-electronic network-on-chip, in which, each flow get fair bandwidth allocation. Experiments show that, compared to the network without QoS mechanism, the proposed network has excellent fairness guarantee under hotspot traffic pattern.

**Index Terms**—circuit switched, hybrid optical-electronic network, quality-of-service

## I. INTRODUCTION

With the development of integrated circuits technology, the scale of Multi-Processors System-on-Chip (MPSoC) is increasing rapidly, which facing more and more challenges such as power consumption and throughput limit. Network-on-chip has been presented as a promising interconnection method to provide high performance, low power consumption and small area overhead [1, 2]. However, with the amount of data increasing rapidly, traditional Electronic NoCs (ENoCs) have encountered various bottlenecks, such as communication bandwidth, power consumption and transmission delay [3, 4]. Recently, optical network has been proposed as a promising interconnection

way, which can improve the bandwidth and reduce power consumption [5]. However, because of the inability in storing and processing data, directly implementing optical NoCs like traditional buffered ENoCs might compromise the ultra-fast propagation of the optical signal.

There are two main different technologies in recent optical NoC research. The first class is based on circuit switching [6]. When transmit payload data in optical network, it needs to reserve path before sending data. What's more, the reserved path is torn down after the transmission of control packets sent in electronic control network. Therefore, this kind of technology is also called Hybrid Optical-Electronic Networks-on-Chip (HOE-NoC). The second class is based on wavelength division multiplexed (WDM) technologies [7], in which, different flows can be directly transmitted from the source and destination without the necessity for path reserving. This class is also called full optical NoC (ONoC).

Although compared with full ONoC, the performance of HOE-NoC is limited by path setup and tear down process, HOE-NoC still has several appealing features. First of all, HOE-NoC utilizes wide-band ring resonators, thus having better thermal stability and saving the power for thermal tuning. Secondly, HOE-NoC shows excellent performance in large data and bursty traffic delivery. Anyway, in HOE-NoC, the optical link bandwidth that an individual flow gets highly depends on the path setup process. Path setup between neighbored nodes is easier than the one far from each other. But in HOE-NoC, optical links usually deliver large and long distance traffic. Therefore, without quality-of-service (QoS) management, there would be severe unfairness among individual flows.

Quality-of-service(QoS) encapsulates mechanism, which provide performance isolation and differentiated service to contending flows. It is pretty critical to offer bandwidth guarantee to real-time applications. Even so, there is still little work on the QoS schemes in HOE-NoC. Most of them are investigated in ENoCs[8,9,10]. Lee *et al.*[8] proposed Globally Synchronized Frames (GSF) mechanism to achieve good scalability with relatively low overhead. However, GSF suffers from several problems such as large buffer overhead and limited bandwidth utilization. Currently, the QoS research about optical network mainly focus on token-ring based networks which implement all optical arbitration and flow control mechanisms[11,12]. Jin *et al.* [11] adapted frame-based arbitration strategy to guarantee fairness in bandwidth allocation with low hardware overhead. Yan [12] presented FeatherWeight arbitration scheme that build a feedback control system to adaptively throttle the network nodes, which can approach a weighted max-min fairness

Manuscript received July 2, 2017. Revised July 19, 2017. This work was supported in part by the National Natural Science Foundation of China (61376025) and the Natural Science Foundation of Jiangsu Province (BK20160806).

G. NIE is with the College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, 211106, China. (email: 970713941@qq.com).

N. WU is with the College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, 210016, China.

F. GE is with the College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, 210016, China (gefeng@nuaa.edu.cn).

G. YAN is with the College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, 211106, China, and with the College of Mathematics, Physics and Information Engineering, Anhui Science and Technology University, Fengyang, 233100, China.

among all the nodes.

Based on the above observation, we propose a QoS-enabled circuit-switched hybrid optical-electronic networks-on-chip which adapted frame-based arbitration in electrical control network to provide differentiated service for each flow.

The rest paper is organized as follows. Section II describes the architecture of the classical circuit-switched hybrid optical networks-on-chip and its flow contention model. Section III introduces the proposed frame-based arbitration and demonstration example. Section IV shows the experiment results to prove the effectiveness of our method. Section V is the conclusion of this paper.

## II. THE ARCHITECTURE OF CIRCUIT-SWITCHED HOE-NOC

### A. Architecture of circuit-switched HOE-NoC

Topology is a crucial factor to influence NoC performance. At present, there are two branches in optical network research. One is token-ring-based topology used in full optical network, which can fully utilize the bandwidth advantage of optical link [7]. Another branch just follows the traditional electrical network topology such as mesh [13]. It is pretty suitable for circuit-switched NoC owing to good extensibility and simple implementation. In this paper, we instigate mesh based circuit-switched HOE-NoC, which consists of optical layer and electrical layer. The optical layer is for large data packet delivery while the electrical layer is for the small data packet and control packet. Both layers utilize mesh interconnection topology.




Fig. 1 .Architecture of circuit-switched HOE-NoC

A 4x4 mesh-based circuit-switched HOE-NoC is shown in Fig.1. The optical router in the network is Cygnus[14] which consists of an optical switching fabrics and an electronic control unit. The upper layer is an optical data transmission network, in which optical switching fabrics are connected by waveguides. The bottom layer electronically controls the network, in which electronic control units are connected by electrical link. The two layers are connected by TSV (through-silicon via) [15].

In electronic layer, each local electronic control unit is attached with a functional core that is processor in this paper. At the same time, the functional core is connected to the optical router switching fabrics through EO/OE interface. The electronic control unit is used to configure the optical

switching fabric. The optical switching fabric is used to power on or off micro-rings.

### B. Hardware implementation in electrical router

Since the electronic network only need support small payload packet and control packet, we optimized the electronic original router as Fig. 2 shows.




Fig. 2. Modified electronic router

The path-setup unit is used to decide whether the output port that control message needs is usable. The rest units achieve a classic four-stage pipeline structure, including routing, vc allocator, switch allocator and crossbar. Two virtual networks are used in virtual channel to transmit payload message and control message separately. The ps unit stands for optical switching fabric.

### C. The flow control of circuit-switched HOE-NoC

Due to optical network has no ability to buffer messages, it is necessary to reserve photonic path by sending electrical control packets in electronic-controlled network. Once the path is reserved, the payload data would be transmitted in a high speed. The electronic layer can transmit small payload too. In this paper, we mainly focus on the payload data transmission in optical network.




Fig. 3 Path setup and teardown process

The path setup and tear down process is shown in Fig. 3. When a source processor needs to send payload data to destination processor, it needs to send setup packets into electrical network first. Because of the deadlock-free feature of XY dimension-order routing algorithm, we adapted it in

our work. Based on this routing algorithm, the path setup message will pass electrical routers along the path between source and destination nodes. When each router receives path setup packet, it first identify whether the corresponding output port is unoccupied. There is a port reservation table that stores the use state of all output port in every electrical router. If the required port is usable, the corresponding optical link is reserved successfully. If failed, the path-setup packet will be stalled at the current blocked router and wait for the release of the contending port. Once the setup message arrives the destination, an acknowledge packet would be sent back along the reserved optical path. Some micro-rings are added in network to realize it. When the source processor receives the acknowledge message, it sends payload data along the reserved optical path quickly without buffering. After the payload data transmission process is done, a tear-down packet would be sent along the former reserved electrical path to release reserved optical link.

Through above analyses, we can find path-setup delay is much longer than data transmission delay. When the network is lightly loaded, the path setup process meets less link contending situation. However, if the network is heavily loaded, the optical link contention may happen frequently. As Fig.3 shows, the majority of path-set-up packets are blocked in the electrical router buffer until the required optical link resource is released. At this time, the path setup process costs much time and influence the network performance and link utilization greatly.

To reduce the path setup time influence overhead, a larger payload data is preferred. The optimal size of photonic packet depends on the network size and router latency[16]. Another method we apply for improving successful path setup rate is utilize adaptive XY routing algorithm, which means when the  $x$  direction port is blocked the path-setup message,  $y$  direction will be tried.

All of above strategies care about the whole network performance and ignore the individual flow need. We study this problem in section 3.

### III. THE PROPOSED QoS- CIRCUIT-SWITCHED HOE-NOC


#### A. The flow contending model in circuit-switched HOE-NoC

The individual flow bandwidth contending is a common problem in all Networks-on-Chip. In circuit-switched HOE-NOC, it expresses as the contention for optical link, which means that two or more flows may need the same link, causing a conflict. In fact, all individual flow contending can be abstracted as server model as shown in Fig4.


A link contention situation is shown in Fig. 4a. In the figure,  $P_i$  stands for processor,  $R_i$  stands for electronic router, and  $f_i$  represents the payload data flow. As the figure shows, flow 1 and flow 2 both need to transmit path-setup message through the east output port of router 2. Flow 4 and flow 3 need to transverse packet through the east output port of router 8. The most seriously contention exists at router6 local output port.

We can abstract the link resource contending to a server model like Fig 4b. The server stands for the electronic router output port here. And the service it can provide is the right to use the specified output port. The port allocation process is performed by a "MUX" operation. If there is no QoS support,

the flow occupied the local port of router6 may not release link at a long time, which starving other flows seriously.



(a) Link resource contending



(b) Server model

Fig. 4 (a) Flow contention example (b) Abstracted server model

#### B. The proposed QoS mechanism for circuit-switched HOE-NoC

Based on above analyses, we proposed a link resource allocation mechanism that can provide differentiated service to individual flow according to the bandwidth need. The proposed method can be described by following steps.

We divided the link bandwidth resource as frames and allocate equal buffer size to each frame. The number of frame is  $N$ , which depends on network load condition. All frames are connected with a number. The smaller the number is, the higher priority the frame has.

Each flow is allocated a certain share according to their bandwidth need. The bandwidth is pre-allocated or decided by real application simulation. When two flows contend the same link, the flow belonging to smaller frame wins.

The highest priority frame is called head frame, which we specified as frame0 initially. When flow $_i$  need to send flit into network, it first inserted into frame1. The frame that injecting data is called current frame. If the share in current frame is used up, the flow $_i$  can overdrift the share in next frame. At the same time, the current frame pointer moves to next one. For a high loaded flow $_i$ , it may exhausted  $N$  frames' share quickly, causing the current frame pointer move to head frame. At this time, we detect whether the head frame payload exist in each processor. If not, the head frame pointer will increase by one. Then the former frame resource is released and can continue to service flow $_i$ . Otherwise, the flow $_i$  will be limited.





Fig.5 (a) Optical link allocation example (b) Head frame movement

As is shown in Fig. 5, each flow is allocated the same share in a frame. The flow flit is inserted to frame by order and the smaller frame will be serviced in priority. When flow has used up all shares in frames, the head frame pointer will move forward.

#### IV. EXPERIMENTS AND RESULTS

The motivation of this paper is to provide fair bandwidth allocation to individual flow. We model a 64-node optical-electronic network in 45nm as Fig. 1 shows. A cycle-accurate NoC simulator is developed for simulation[17]. Each experiment simulation time is 50000 cycles. The experiment is conducted on 64-bit Win7 operating system equipped with 3.3GHz core i5 CPU and 8G memory.

The throughput situation of our proposed network under hotspot traffic pattern is evaluated and compared with the original Optical-Electronic NoC without QoS support. Then the differentiated services that our proposed network can offer is tested. The experiment results are normalized to make it easy to compare.

##### A. Comparison between our proposed network and original network




Fig.6. Fair bandwidth guarantee in our proposed network




Fig.7 Bandwidth allocation in Optical-Electronic NoC without QoS support

In Fig.7, there is no QoS guarantee for individual flow. We can see that the node near the hotspot area get more throughput than farther one. Correspondingly, our proposed QoS-enabled network provides nearly equal bandwidth service to all nodes in Fig. 6.

##### B. The differentiated bandwidth services guarantee of our proposed network




Fig.8. Differentiated bandwidth services guarantee in Traffic 1




Fig.9 Differentiated bandwidth services guarantee in Traffic 2

In Fig. 8, half of the nodes in network have twice bandwidth need than the other half. In Fig. 9, the nodes are divided into four parts, in which bandwidth requirements increment step by step. It is apparently shown that our proposed network provide good differentiated bandwidth services in these two situations.

## V. CONCLUSION

In this paper, we proposed a QoS-enabled optical-electronic networks-on-chip which can provide fair bandwidth service to individual flow. The fair bandwidth guarantee and differentiated bandwidth services of proposed network have been evaluated under hotspot traffic pattern. It is found that, our proposed network can guarantee fair bandwidth service when flow contention happens.

## REFERENCES

- [1] A. Agarwal, C. Iskander and R. Shankar, "Survey of Network onChip (NoC) Architectures and Contributions," *Journal of Engineering, Computing & Architecture*, Vol. 3, No. 1, 2009.
- [2] Masoud Oveis Gharan and Gul N. Khan, "Flexible simulation and modeling for 2D topology NoC system design," in *proc. IEEE Electrical and Computer Engineering*, pp. 180 - 185, 2011
- [3] D. Zydek, N. Shlayan, E. Regentova, and H. Selvaraj, "Review of packet switching technologies for future noc," *Systems Engineering*, 2008. ICSENG '08. 19th International Conference on, pp. 306 - 311, Aug. 2008.
- [4] J. Fujikata, K. Nishi, A. Gomyo, J. Ushida, T. Ishi, H. Yukawa, D. Okamoto, M. Nakada, T. Shimizu, M. Kinoshita, K. Nose, M. Mizuno, T. Tsuchizawa, T. Watanabe, K. Yamada, S. Itabashi, and K. Ohashi, "Lsi on-chip optical interconnection with si nanophotonics" *IEICE Trans Electron*, vol. E91-C, no. 2, pp. 131 - 137, 2008.
- [5] O'Connor, Ian. "Optical solutions for system-level interconnect." *International Workshop on System-Level Interconnect Prediction DBLP*, 2004:79-88.
- [6] Ye, Y., et al. "3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)." *IEEE International Conference on 3d System Integration IEEE*, 2009:1-6.
- [7] D. Vantrease et al., "Corona: System implications of emerging nanophotonic technology," *SIGARCH Comput. Archit. News*, vol. 36, no. 3, pp.153-164, 2008.
- [8] J. W. Lee, M. C. Ng, and K. Asanovic, "Globally-synchronized frames for guaranteed quality-of-service in on-chip networks," in *Proc. of International Symposium on Computer Architecture*, 2008, pp. 89 - 100.
- [9] B. Grot, S. W. Keckler, and O. Mutlu, "Preemptive virtual clock: a flexible, efficient, and cost-effective QoS scheme for networks-on-chip," in *Proc. of International Symposium on Microarchitecture*, 2009, pp.268 - 279.
- [10] Ouyang, Jin, and Y. Xie. "LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support." *Ieee/acm International Symposium on Microarchitecture IEEE*, 2010:409-420.
- [11] Jin, Ouyang, and X. Yuan. "Enabling quality-of-service in nanophotonic network-on-chip." *Asia and South Pacific Design Automation Conference IEEE Press*, 2011:351-356.
- [12] Pan, Yan, J. Kim, and G. Memik. "FeatherWeight: Low-cost optical arbitration with QoS support." *Ieee/acm International Symposium on Microarchitecture IEEE*, 2011:105-116.
- [13] A. Shacham et al., "On the design of a photonic network-on-chip," in *Proc. of NOCS '07*, 2007, pp. 53-64.
- [14] H. Gu, K. H. Mo, J. Xu, and Z. Wang, "A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip," *VLSI*, 2009. *Proceedings. IEEE Computer Society Annual Symposium on*, 2009. A. W. Topol, D. C. La Tulipe, Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Jeong, "Three-dimensional integrated circuits," *IBM J. Res. Dev.*, vol. 50, no. 4/5, pp. 491 - 506, 2006.
- [16] Shacham, Assaf, K. Bergman, and L. P. Carloni. "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors." *IEEE Transactions on Computers* 57.9(2008):1246-1260.
- [17] Maeda, Rafael K. V., et al. "JADE: a Heterogeneous Multiprocessor System Simulation Platform Using Recorded and Statistical Application Models." *International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems ACM*, 2016:8.