The Performance of a Digital Sliding Mode Controller in Mitigating Beat Frequency Oscillation in Voltage Regulator Modules

Jessica C. Magsino and Elmer R. Magsino, Member, IAENG

Abstract—With the prevalence of digital signal processors and computers performing at high sampling rate, controlling physical plants digitally such as switched-mode power supplies becomes a breakthrough from the classical analog control. Voltage regulator modules (VRMs) is a special class of power supplies that operate at non-standard voltage values, high load currents, and fast load transients. Sometimes, VRMs suffer from beat frequency oscillation (BFO), wherein the load transient frequency is almost equal to the switching frequency. BFO produces high magnitude and low-frequency oscillations detrimental to the operation of the VRM. In this work, the concept of designing and implementing a digital fixed-frequency sliding mode controller to mitigate the BFO in VRMs is studied and evaluated extensively. Since sliding mode controllers are focused on achieving the correct coefficient values in stabilizing a system plant, digital controllers become more advantageous than analog controllers. Extensive simulations show that the digital fixed-frequency sliding mode controller is able to mitigate the high magnitude and low-frequency effects to the VRM while maintaining voltage regulation with minimal ripple and equal sharing among various converter phases of the VRM.

Index Terms—beat frequency oscillation, voltage regulator module, sliding mode control, fixed-frequency, load sharing.

I. INTRODUCTION

VOLTAGE regulator modules (VRMs) comprise of multiple step-down (buck) power converters that are connected in parallel to achieve tighter regulated output voltage, to allow faster response times, and to supply a higher load current that is equally shared by the various converters of the module [1]. Equal load sharing has always been a characteristic or a target objective when power converters are placed in parallel. Parallel power supplies also offer modularity, redundancy, and stress reduction [2]. Moreover, VRMs have higher component density [3]. Unlike conventional paralleled power supplies, VRMs operate on non-standard supply voltage values and demand high-valued currents, e.g., 130–150 A with a switching frequency of 0.2–1.2 MHz [4].

While the VRM is experiencing high-frequency load transients, normally in the vicinity of the switching frequency, it must still maintain equal current sharing among its modules. However, during a high-frequency and periodic transient loading, there exists an unwanted phenomenon called the beat frequency oscillation (BFO), which is low in frequency and high in amplitude [5]. BFO is obtained by subtracting the load transient frequency from the converter’s switching frequency [6]. BFO can also be introduced by paralleling DC-DC power converters with varying switching frequencies [7]. When BFO occurs, its amplitude normally surpasses the maximum allowable semiconductor devices ratings leading to irreparable damages.

Time-varying PWM sampler can produce beat frequency oscillation [5], [8]. When generating the necessary duty cycle, the control voltage (moving with the load frequency) intersects the ramp with the switching frequency, then regulates, according to the change in load, the output voltage. The load and switching frequencies both affect the duty cycle and output voltage, as evidenced from the inductor current. Therefore, the beat frequency goes back to the compensator due to the modulator.

With the rise of powerful and fast digital processors, designing and implementing parallel switch-mode power supplies become attractive and easy. Since the design of SMC focuses on determining the sliding coefficients, digital controllers become advantageous because the control is insensitive to environment and component changes. Digital controllers are also repeatable, predictable, and flexible. Additionally, there is a great reduction in the size of the developed power supply [9]. In this regard, digital SMC-based derived controllers will not contradict classical PWM controllers that follow linear control laws.

In this research work, we investigate the performance of digital fixed-frequency sliding mode controllers applied to switched-mode power supplies. Particularly, we tackle its effects on meeting the VRM specifications such as voltage regulation, current sharing, voltage ripple, and mitigation of the beat frequency oscillation (BFO) effects. The major contributions of this work are given below.

1) We derived and implemented the digital fixed-frequency sliding mode controller given the sensing states of voltage, current, and steady state errors of a two-phase voltage regulator module. The two-phase VRM can further be extended to n parallel buck converters. Digitization is achieved by utilizing the backward difference equation.

2) From the linear combination of the three sensing states to determine the sliding surface, the design process minimized the choice of controller gains into two. This reduction allows designers to have limited combinations when choosing controller gains.

3) The designed digital fixed-frequency sliding mode controller reduced the peak currents in each of the phases of the VRM to a value less than twice the current amplitude. We have also shown that the VRM’s output
Finally, Section V concludes the research work and provides results for various static and dynamic loading conditions.

The paper is outlined as follows: Section II presents a brief literature review on what has been done to voltage regulator modules employing the sliding mode control theory. Section III derives the switching control for a digital SMC using the backward equation. Section IV discusses the simulation results for various static and dynamic loading conditions. Finally, Section V concludes the research work and provides future research direction.

II. REVIEW OF RELATED LITERATURE

Sliding mode control (SMC) is a non-linear controller intended for variable structure systems [10] such as switched-mode power supplies [11] and three-phase voltage source converters [12]. Compared to other traditional control methods such as Proportional-Integral-Derivative (PID) and lag-lead controllers, SMC guarantees stability and robustness in the presence of disturbances and changes in system parameter. The achievable response is independent from load variation and line changes. When compared to its non-linear controller counterparts, SMC is relatively easier to implement due to its high degree of flexibility. Because of the inherent variable structure of switched-mode power supplies (SMPS), SMC controllers are highly applicable to SMPS. Traditional controllers tend to linearize the model of the SMPS to small signal analysis, while neglecting to focus on large signal analysis. Though, there have already research studies that presented an improved controller through the combination of PID and SMC for non-linear applications. In [13], an improved PID-SMC controller has been designed to reduce the effects of external disturbances. In another study [14], the chattering in the output of a DC motor has been decreased by implementing a smooth function of the SMC.

Since most dynamic systems have high dimensions, linearization is done first to simplify the non-linear plant such as the switched-mode power supply [15], [16]. Linearization of these converters function at an ideal operating point only and fails when there are variations and disturbances to the load. A related study done by [17] compared the performance of classical control method against two non-linear control approaches. Proportional-Integral (PI) control was evaluated against fuzzy logic control and fixed-frequency sliding mode control. The classical PI control failed to deliver acceptable performance under load and line disturbances in contrast with the non-linear controllers. By substituting linear controllers with SMCs, there is a better performance against varying line and load disturbances, while achieving voltage regulation and load current delivery. However, despite the advantages of using SMC as a control method for DC-DC converters, it is rarely applied to DC-DC converters. One of the most obvious reasons is its infinite frequency requirement. This is needed to achieve zero steady-state error at the output voltage by following a sliding surface in the phase plane [18]. When a high and varying switching frequency is employed in a system, unwanted and degrading concerns become inevitable, e.g., unnecessary switching losses, inductor and transformer core losses, and electromagnetic interference (EMI) matters [19]. Aside from these issues, the input and output filter designs become dependent on the switching frequency. From the lowest frequency, the inductor and capacitor values are obtained and tend to produce sub-optimal designs [1].

A number of papers [20], [21], and [22] have been dedicated to the design and implementation of sliding mode control utilizing a fixed-frequency pulse-width modulation. In [20], the framework for the design equations of sliding mode controller applied to buck converter was laid. In [21], the authors extended the study to buck, boost, and buck-boost converters. For both [20] and [21] continuous conduction mode case was only considered. On the contrary, the discontinuous conduction mode was analyzed in [22]. For these three papers, the study was limited to voltage mode controlled converters and low output current modules.

The research field in the application of SMC to voltage regulator modules is still an open problem [23]. Few cases of research publication for VRM applications were reported and most especially one that is devoted to attenuating the problem of beat frequency oscillation. One of the earlier works that attempted to apply sliding mode control in VRM is that in [24]. It attempted to solve the start-up problem for VRMs and the output variation during high frequency transient. However, this did not address the problem of beat frequency oscillation. The work in [25] also applied sliding mode to a VRM but only focused on the static and low frequency transient conditions.

III. DERIVATION OF THE SLIDING MODE CONTROLLER GAINS

The specifications of a two-phase voltage regulator module and the derivation of the controller gains to be used in the digital fixed-frequency sliding mode controller from the analog SMC counterpart are adopted from [4].

A. Two-phase Voltage Regulator Module Specifications

The voltage regulator module (VRM) is composed of two buck (step-down) converters connected in parallel. Each converter can take 12V in its input and can provide a regulated output voltage of 1.5V. It can also supply a current range of 1–80 A at a regulated output voltage swing range of 1.4725–1.52475 V. The switching frequency is set to 300 kHz. The dynamic load conditions change from full-load to half-load then to no-load scenarios (1A load). The frequency at which the dynamic load changes should be close to the converter’s switching frequency to investigate the beat frequency phenomenon. Current sharing between modules is achieved by the average method technique.

B. Derivation of the Analog and Digital Sliding Mode Coefficients

We consider three state variables to monitor the performance of the VRM, namely: 1) current error $s_1$, 2) voltage error $s_2$, and 3) steady-state error $s_3$. We note that other state variables can be controlled, e.g., derivatives of voltage states. The more state variables to monitor, the better the
VRM performance, but comes at a more complex controller design.

The current error $s_1$ in (1) checks if there is equal current load sharing, $i_{L_c}$, among the phases of the VRM, given the reference current, $i_{ref}$. $i_{L_c}$ is the averaged inductor current of the VRM. The voltage error $s_2$ in (2) ensures that at any load conditions, the output voltage, $V_{out}$, is tightly regulated with the target value $V_{ref}$. Finally, $s_3$ in (3) is introduced to monitor the steady-state current and voltage errors because the SMC is operating on a fixed-frequency implementation.

$$s_1 = i_{ref} - \alpha_1 i_{L_c}$$

$$s_2 = V_{ref} - \alpha_2 V_{out}$$

$$s_3 = \int (i_{ref} - \alpha_1 i_{L_c}) dt + \int (V_{ref} - \alpha_2 V_{out}) dt$$

In [1] and [4], the derived switching control for the analog SMC, $u$ is given in (4).

$$u = \frac{V_{out}}{V_{in}} - \frac{K_1}{\delta V_{in}} i_{C}$$

$$+ \frac{K_2}{\delta V_{in}} \left[ (i_{ref} - \delta i_{L_c}) + (V_{ref} - \beta V_{out}) \right]$$

where $K_1 = \frac{\alpha_1 \beta L}{\delta V_{in}}$ and $K_2 = \frac{\alpha_2 L}{\delta V_{in}}$. $\alpha_n$’s are the sliding coefficients while $\beta$ and $\delta$ are sensing gains. At steady-state, the SMC switching control $u$ is equal to the that of the linear controller, where $u = \frac{V_{in}}{V_{in}}$.

In (4), the capacitor current is expressed as $i_C = C \frac{dv_{out}}{dt}$ to avoid additional sensing requirements. It is discretized by using the backward difference equation as seen in (5).

$$i_C(k) = \frac{C}{T_S} [V_{out}(k) - V_{out}(k - 1)]$$

where $V_{out}(k)$ and $V_{out}(k - 1)$ are the output voltages at discrete times $k$ and $k - 1$, respectively. $T_S$ is the sampling period.

Therefore, the digital SMC employing the Direct Z-transformation is given in (6), where $T_S$ is the sampling period.

$$u(z) = \frac{V_{out}(z)}{V_{in}(z)} - \frac{K_1 C}{\delta T_S V_{in}(z)} [V_{out}(z) - z^{-1} V_{out}(z)]$$

$$+ \frac{K_2}{\delta V_{in}(z)} \left[ (i_{ref}(z) - \delta i_{L}(z)) \right]$$

$$+ \frac{K_2}{\delta V_{in}(z)} \left[ (V_{ref}(z) - \beta V_{out}(z)) \right]$$

(6) is implemented in Fig. 1 in the ‘SMC CONTROL’ block. It is noted that in digital SMC, the gains are varied in the implementation. This is shown in Fig. 2 highlighted by the solid rectangle. The sampling of the capacitor current in (5) is implemented by the dotted rectangle.

An important consideration in the digital implementation is the sampling rate. As per Nyquist theorem, the minimum sampling frequency should be twice the highest signal frequency. However, practical hardware limitations do not allow the sampling to be too high. As a work around, the sampling must be synchronized with the PWM pulse. When the sampling is synchronized, what is really sampled is the average of the signal. This will be sufficient for the
reconstruction of the signal. Synchronization, as shown in Fig. 3 shown by the dotted circle, is carried out by using phase delay, $\phi$ (computed in (7)), where the middle of the ON time is used as the delay point of the control, thus, nullifying the effect of aliasing. A sampling block with synchronization trigger is used to allow for synchronized PWM and sampling. The solution then is to synchronize the sampling with the switching frequency. After the synchronous sampling, the effect of quantization is next considered. In this study, any signal is quantized to 10 bits. Although the PSIM simulation engine has a quantizer block, it does not have the option to work in conjunction with the Sampling Block with synchronization trigger, therefore, a separate C-block has been created to emulate the quantizer block since synchronized trigger is needed. This is shown by the solid circle.

Choosing the sampling frequency prevents aliasing in the reconstructed signal from the sampled signal and assures regulated output and equal current sharing. Several experiments have been conducted by varying the sampling frequency to a minimum of twice the switching frequency but these did not yield the desired performance of the VRM. However, when the sampling frequency was synchronized with the 300 kHz switching frequency, the VRM worked properly. Intuitively, the reader might say that the Sampling Theorem is violated with synchronized sampling. In practical applications, however, hardware limitations do not allow the sampling frequency to be too high. Since the duty cycle is allowed for a double update on the PWM, the sampling frequency cannot be higher than twice the switching frequency. The solution then is to synchronize the sampling with the switching frequency.

To achieve stability, the constants $K_1$ and $K_2$ (solid rectangle) are chosen by following the conditions set in (8), which are derived from (6) using the Routh-Hurwitz criterion. $L, C$, and $r_L$ are circuit parameters of the buck converter.

\[
\begin{align*}
K_2 & \delta + \beta r_L > 0 \\
K_1 - \frac{\delta L}{r_L} - \delta K_2 & > 0
\end{align*}
\]

It is noted that choosing $K_2$ comes first before picking a $K_1$ value. $K_2$ is always positive, while $K_1$ is always negative. Compared with the analog implementation [4], the range of control gain values for $K_1$ and $K_2$ are smaller because the sampling process reduced the usable gain of values for the digital implementation.

IV. EXHAUSTIVE SIMULATION RESULTS AND DISCUSSION

In this section, we present results gathered from extensive simulations performed in PSIM. Since the control gains in (8) present a wide range of possible control values, control gain
iterations have been done to achieve the desired performance of the VRM and determine the effects when the controller gains are increased or decreased. The VRM is also subjected to various static and dynamic loading conditions.

A. Static Loading Conditions

Fig. 4 shows the regulation at various loading conditions, i.e., 10%, 50%, and 100% load. It is noticeable that for various values of $K_1$, the output voltage regulation stays constant for increasing $K_2$ values. Incrementing the value of control gain $K_2$ leads to a higher value of regulation. However, with the ±1.65% band in consideration, the output voltage regulation fails to meet the criteria for regulation. Ideally, the output voltage is 1.5V nominal for all loading conditions. Several factors attribute to the high regulating point of the output voltage during this load condition. First, for the given load current, the inductor value is rather small, thus, it cannot hold out much energy and instead delivers it immediately to the load side.

Another factor is that the power section design was intended for continuous conduction mode (CCM) operation where duty cycle is a function of input and output voltages and independent of inductance. Generally, CCM is achieved after a certain minimum load. However, below this minimum load, the converter operates in discontinuous conduction mode (DCM). During DCM, the duty cycle is affected by the inductance value; thus this is an entirely different plant from CCM.

Fig. 5 shows the output voltage regulation at half load condition. Results show that the output voltage, $V_{out\_sense}$, became lower in its regulation but still within the pre-defined voltage specifications. The inductor currents, $i_1$ and $i_2$, are also tracking each other during this condition.

On the other hand, Fig. 6 illustrates what happens when the designed control gains are exceeded. Even though the output voltage, $V_{out\_sense}$, is regulated, overshoots and oscillations are visible in its amplitude.

We next investigate the output voltage ripple as illustrated in Fig. 7. For the three loading conditions under study, the output ripple voltage of the two-phase VRM satisfies the 15 mV pk-pk limit and is even lower than the required output voltage ripple. During full load condition, a constant $K_2$ and decreasing $K_1$ values reduce the output voltage ripple. This observation is the same when there is 50% load.

The current sharing accuracy is one requirement to determine the efficacy of the control particularly during both static and high frequency transient loading. As with the analog control, a maximum error of five percent (5%) is defined as the maximum limit. Again, the same loading conditions apply to the current sharing accuracy test. The current sharing error is determined in (9).

$$\%CS_{\text{error}} = \left| 1 - \frac{I_{o1}}{I_{\text{Total}}} \right| \times 100\%$$ (9)
where $I_{o1}$ is the converter’s output current, $I_{Total}$ is the total load current, and $n$ is the number of phases in the VRM.

Fig. 8 shows the VRM current sharing accuracy with Digital SMC for half and full loads. It is seen that the error percentages with $K_2$ and $K_1$ have an erratic pattern and no trend is clear as to what values of the control gains result in high and low error. A general observation is that even with this erratic behavior the current sharing error for the digital SMC meets the 5% requirement.

The current sharing capability of the VRM employing the sliding mode controller is evidenced by Fig. 9. As can be seen, the inductor currents (I1 and I2) are equally shared and the output voltage is well-regulated. Despite the acceptable performance for current sharing, our extensive simulation experiments would suggest that the current sharing error cannot entirely be used to observe the effects of varying the control gains but by the other parameters.

**B. Dynamic Loading Conditions**

The performance of the digital sliding mode control during transient loading conditions has also been tested. Step load tests are done on the converter and the overshoot and theundershoot voltage of the converters are observed. Fig.10 shows the transient response for varying $K_1$ while $K_2$ is held constant. It is seen that for the lower load to the higher load transition (1–41A and 40–80A load), the trend shows an increase in the undershoot voltage with an increase in $K_1$. This trend is observed as well in decreasing load from 80–40A. The trend line for 41–1A loading condition also shows an increasing magnitude of the undershoot except when the value of $K_1$ is set to zero. The output voltage transient ripple (overshoot and undershoot) for the three chosen control gains shows that the digital implementation has higher ripple when compared with its analog counterpart.

The dynamic test results and dynamic loading conditions are illustrated in Fig. 11. During stable operation, the undershoot is seen to reach 1.42 V while the overshoot has peaked at 1.54 V. Note that the output voltage ripple is minimal, and the desired output voltage is regulated. These observations are valid for all the load cases except when the load transition becomes 41 A to 1 A. When the load experiences a dynamic condition of 41-1A, the VRM output voltage has gone out of regulation once it is stepped to 1A. During this transition, the buck converter transfer function has traversed from continuous conduction mode (CCM) to discontinuous conduction mode (DCM). This causes the output voltage to go to a higher value. From the middle graph, we can examine that the inductor currents are equal (because they are superimposed), thus, effectively sharing the load equally.
C. Beat Frequency Oscillation

Finally, the performance of the digital fixed-frequency sliding mode controller during high frequency transient loading is observed. The two-phase VRM is loaded from half load up to full load with a frequency near the switching frequency of the converter. Tables I–III show the beat frequency data when the load frequency is varied from 290–310 kHz loading.

It is seen that for all three transient loading frequencies, there is no manifestation of beat frequency oscillation. This claim is further supported by the Fig. 12. It shows the high frequency transient loading behavior of the VRM. The load current, ‘Iload’, is going from half load to full load with a frequency of 290 kHz. The output voltage, $V_{out\_sense}$, is within the regulation band. Taking a closer look at the inductor currents, it can be seen that there is no visible low frequency oscillation and the amplitude also does not show high peak currents, which happens when there is an outright imbalance in the load sharing. What can be seen instead is the equal load sharing of the inductor currents.

Unlike the analog control in [4], it is observed in the digital sliding mode control, the presence of cycle skip and double pulsing are no longer visible in the converter. The gate drive pulses show a consistent train of pulses, in turn, allowing the inductor currents to alternately deliver the needed load current. The frequency of the converter has also maintained its value as opposed to its analog counterpart where the frequency of the converter was halved to react to the high frequency transient loading.

Due to the sampling process inherent to the digital sliding mode control, the high frequency load transient appears as a normal perturbation to the plant. Since there is only one sampling instance as presented to the plant, the high frequency transient is then seen as average instances and not as instantaneous in nature. In contrast, for the analog sliding mode control, the perturbation is tracked continuously, and the control must react to every error instance that it sees in the plant.

Likewise, the digitization has eliminated the double pulse issue that was observed in the analog sliding mode counterpart. Since the digital control has a clock source that it follows per instruction, the pulse is generated only once on the clock cycle. Also, the cycle skip problem seen in the analog counterpart is likewise removed due to digitization.

D. Summary of Findings

The digital sliding mode control performance are summarized below. Compromises in the control gains are made to meet most of the requirements.
1) Output voltage ripple is shown within the specified 15mV limit.
2) Voltage regulation under minimum load failed to meet the 1.65% output voltage regulation band. This is attributed to the plant operating in discontinuous conduction mode. In the cases where there is sufficient load, the output voltage regulation is within the specified specification.
3) Current sharing accuracy meets the 5% error limit defined.
4) Dynamic performance still meets the requirements though not as well as the analog counterpart. The transient ripple increase observed in the digital equivalent can be as high as 100mV.
5) The control is shown to mitigate/eliminate the beat frequency oscillation given a very limited set of control gain values that are usable.

Tables IV and V provide the summary of the effects when the control gains $K_1$ and $K_2$ are varied. Just like any controller design, a compromise must be set by the applications engineer. We reiterate that $K_1$ and $K_2$ are dependent on the circuit parameters shown in (8).

### TABLE I

**Beat Frequency Data for 290 kHz Load Transient Frequency**

<table>
<thead>
<tr>
<th>Control Gains</th>
<th>Output Voltage</th>
<th>Inductor Currents</th>
<th>Freq. of Osc (kHz)</th>
<th>Cycle Skip</th>
<th>Double Pulse</th>
</tr>
</thead>
<tbody>
<tr>
<td>$K_1$</td>
<td>$K_2$</td>
<td>$V_{outmax}$</td>
<td>$V_{outmin}$</td>
<td>$I_{1max}$</td>
<td>$I_{2max}$</td>
</tr>
<tr>
<td>-0.0178</td>
<td>0.5</td>
<td>1.4561</td>
<td>1.3271</td>
<td>41.989</td>
<td>41.6697</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.5</td>
<td>1.4295</td>
<td>1.3617</td>
<td>36.676</td>
<td>36.4</td>
</tr>
<tr>
<td>-0.0155</td>
<td>0.75</td>
<td>1.4288</td>
<td>1.3631</td>
<td>36.891</td>
<td>36.837</td>
</tr>
<tr>
<td>-0.0078</td>
<td>0.75</td>
<td>1.519</td>
<td>1.3856</td>
<td>42.374</td>
<td>42.093</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.75</td>
<td>1.4807</td>
<td>1.4389</td>
<td>35.189</td>
<td>29.378</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1.5345</td>
<td>1.4299</td>
<td>41.911</td>
<td>41.811</td>
</tr>
<tr>
<td>-0.0078</td>
<td>1</td>
<td>1.4821</td>
<td>1.461</td>
<td>34.927</td>
<td>29.31</td>
</tr>
<tr>
<td>-0.0155</td>
<td>1</td>
<td>1.5063</td>
<td>1.461</td>
<td>36.231</td>
<td>26.969</td>
</tr>
</tbody>
</table>

### TABLE II

**Beat Frequency Data for 300 kHz Load Transient Frequency**

<table>
<thead>
<tr>
<th>Control Gains</th>
<th>Output Voltage</th>
<th>Inductor Currents</th>
<th>Freq. of Osc (kHz)</th>
<th>Cycle Skip</th>
<th>Double Pulse</th>
</tr>
</thead>
<tbody>
<tr>
<td>$K_1$</td>
<td>$K_2$</td>
<td>$V_{outmax}$</td>
<td>$V_{outmin}$</td>
<td>$I_{1max}$</td>
<td>$I_{2max}$</td>
</tr>
<tr>
<td>0</td>
<td>0.5</td>
<td>1.479</td>
<td>1.3238</td>
<td>42.284</td>
<td>42.297</td>
</tr>
<tr>
<td>-0.0078</td>
<td>0.5</td>
<td>1.4291</td>
<td>1.3544</td>
<td>36.539</td>
<td>42.297</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.5</td>
<td>1.4269</td>
<td>1.3623</td>
<td>35.757</td>
<td>35.72</td>
</tr>
<tr>
<td>-0.0155</td>
<td>0.5</td>
<td>1.5223</td>
<td>1.3856</td>
<td>43.01</td>
<td>42.988</td>
</tr>
<tr>
<td>-0.0078</td>
<td>0.75</td>
<td>1.4802</td>
<td>1.4404</td>
<td>32.392</td>
<td>27.722</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.75</td>
<td>1.4771</td>
<td>1.4401</td>
<td>34.697</td>
<td>28.821</td>
</tr>
<tr>
<td>-0.0155</td>
<td>0.75</td>
<td>1.4803</td>
<td>1.4156</td>
<td>31.083</td>
<td>27.063</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1.5404</td>
<td>1.4258</td>
<td>42.368</td>
<td>42.539</td>
</tr>
<tr>
<td>-0.0078</td>
<td>1</td>
<td>1.5034</td>
<td>1.4662</td>
<td>34.72</td>
<td>29.243</td>
</tr>
<tr>
<td>-0.0155</td>
<td>1</td>
<td>1.5063</td>
<td>1.461</td>
<td>36.231</td>
<td>26.967</td>
</tr>
</tbody>
</table>

### TABLE III

**Beat Frequency Data for 310 kHz Load Transient Frequency**

<table>
<thead>
<tr>
<th>Control Gains</th>
<th>Output Voltage</th>
<th>Inductor Currents</th>
<th>Freq. of Osc (kHz)</th>
<th>Cycle Skip</th>
<th>Double Pulse</th>
</tr>
</thead>
<tbody>
<tr>
<td>$K_1$</td>
<td>$K_2$</td>
<td>$V_{outmax}$</td>
<td>$V_{outmin}$</td>
<td>$I_{1max}$</td>
<td>$I_{2max}$</td>
</tr>
<tr>
<td>0</td>
<td>0.5</td>
<td>1.4817</td>
<td>1.3218</td>
<td>42.537</td>
<td>42.665</td>
</tr>
<tr>
<td>-0.0078</td>
<td>0.5</td>
<td>1.4296</td>
<td>1.3558</td>
<td>36.308</td>
<td>36.881</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.5</td>
<td>1.4293</td>
<td>1.3628</td>
<td>35.846</td>
<td>36.337</td>
</tr>
<tr>
<td>-0.0155</td>
<td>0.5</td>
<td>1.5203</td>
<td>1.364</td>
<td>36.618</td>
<td>36.367</td>
</tr>
<tr>
<td>-0.0078</td>
<td>0.75</td>
<td>1.4829</td>
<td>1.413</td>
<td>36.823</td>
<td>37.005</td>
</tr>
<tr>
<td>-0.0116</td>
<td>0.75</td>
<td>1.4822</td>
<td>1.413</td>
<td>36.823</td>
<td>37.005</td>
</tr>
<tr>
<td>-0.0155</td>
<td>0.75</td>
<td>1.4817</td>
<td>1.4165</td>
<td>37.912</td>
<td>37.136</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1.5351</td>
<td>1.4259</td>
<td>41.941</td>
<td>41.797</td>
</tr>
<tr>
<td>-0.0078</td>
<td>1</td>
<td>1.5017</td>
<td>1.4389</td>
<td>37.674</td>
<td>37.535</td>
</tr>
</tbody>
</table>

### TABLE IV

**Design Guide for choosing $K_2$ values when $K_1$ is constant.**

<table>
<thead>
<tr>
<th>$K_1$ Constant</th>
<th>$K_2$</th>
<th>Output Voltage</th>
<th>Output Voltage Ripple</th>
<th>Current Sharing</th>
</tr>
</thead>
<tbody>
<tr>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
</tr>
</tbody>
</table>

### TABLE V

**Design Guide for choosing $K_1$ values when $K_2$ is constant.**

<table>
<thead>
<tr>
<th>$K_2$ Constant</th>
<th>$K_1$</th>
<th>Output Voltage</th>
<th>Output Voltage Ripple</th>
<th>Current Sharing</th>
</tr>
</thead>
<tbody>
<tr>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
<td>$+$</td>
</tr>
</tbody>
</table>
V. CONCLUSION

In this study, a digital fixed-frequency sliding mode controller has been designed and implemented to stabilize a two-phase voltage regulator module and eliminate the effects of beat frequency oscillation in the presence of fast transient loading. Digital control is achieved by employing the direct Z-transform on the analog switching control and designating the capacitor current as the derivative of its voltage. Extensive simulation results have shown that the digital fixed-frequency sliding mode controller has been able to eliminate beat frequency oscillation, double skipping in PWM generation of gate drives, occurring of double pulses, and providing acceptable results such as voltage regulation and equal sharing between phases. With these promising results, what is left is to implement the digital fixed-frequency sliding mode controller in an actual hardware.

REFERENCES


Jessica C. Magsino earned her Bachelor of Science in electronics and communications engineering from the St. Louis University – Baguio and Master of Science in electrical engineering from the University of the Philippines – Diliman, Philippines in 2003 and 2012, respectively. She is a Design Engineer under the Advanced Engineering department of Advanced Energy at Quezon City, Philippines focusing on digitally-controlled power converters. Her current research interests include power electronics exploring both analog and digital control applications.

Elmer R. Magsino (M’2014) This author became a Member (M) of IAENG in 2014. The author earned both his Bachelor of Science in electronics and communications engineering and Master of Science in electrical engineering from the University of the Philippines – Diliman, Philippines in 2002 and 2006, respectively. He completed his Ph.D. in electronic and information engineering from the Hong Kong Polytechnic University in 2021. He is an Assistant Professor at the Department of Electronics and Communications Engineering, Gokongwei College of Engineering, De La Salle University – Manila Philippines. His research interests concern linear and non-linear control systems, signal processing and mechatronics, vehicular networks, and computational intelligence.

Dr. Magsino is also a member of the Institute of Electronics Engineers of the Philippines (IECEP), the Institute of Electrical and Electronics Engineers (IEEE), and the National Research Council of the Philippines (NRCP).