

Addressing Method for the Components of On-Chip Communication

Prabhat K. Sharma, Rakesh Bairathi

Abstract—In this paper we propose a hierarchical addressing scheme for Network-on-Chip applications. This scheme will facilitate a user to transmit a lesser number of overhead bits while transmitting a message to some other user. The number of overhead bits required will be dependent on the distance (in terms of number of routing nodes or routers) from source IP to destination IP. We also define a channel utility factor and show how the overall utilization of the channel increases with this scheme.

Index Terms—Channel capacity, IP, Network-on-Chip, System-on-Chip, Table-lookup routing, virtual channels, wormhole routing.

I. INTRODUCTION

The bus based communication model remains convenient for present days SoCs that integrates around five processors and rarely, more than ten bus masters [1]. However, to achieve a required throughput, a monolithic shared bus is often inefficient because of scalability problems [2] and high capacitive load driving and higher frequency requirements [3]. Borrowing the concept from computer networks, [1] proposes a three layer protocol stack model for on chip networks. Network on chip should be treated as prominent concept of communication in SoCs. NoC does not constitute an explicit new architecture for intrachip communication but is rather a concept which presents a unification of on-chip communication solutions [4].

Fig. 1 shows the pictorial representation of a 4X4 NoC. A Network adaptor is an interface between an IP and a router. Routing node represents a router and link is the physical channel for communication between two routers. These routers are generally wormhole routers, which employ virtual channel for the flow control. Network throughput can be increased by dividing the buffer storage associated with each physical channel into several virtual channels [5]. Authors in [6] proposed a virtual channel flow control mechanism for wormhole routers.

A SoC can be viewed as a micro-network of components and NoC as an abstraction of communication among the components. Except some distinctive characteristics, such as

timing and energy constraints, the models, techniques and tools from the computer network design field can also be applied to Network on Chip. High Speed of communication or greater rate of flow of information, over the link, in between the NoC components is obviously a desired requirement for on chip communication. This paper is organized in the following way: section II describes the addressing methods which are being used in computer networks. Section III explores the proposed scheme for NoC applications and section IV explains channel utility factor and the effect of proposed scheme on the overall channel utilization. Finally, section V concludes the paper and elaborates the future aspects.




Fig. 1 A 4X4 Mesh NoC Structure

II. ADDRESSING IN COMPUTER NETWORKS

Message is transmitted in form of packets or frames over the network link. Each packet, then, individually has to travel over the transmission link following some routing directives. Hence each packet or frame carries routing and addressing information along with the message bits. For Examples, in a LAN an Ethernet packet/frame has the structure given in Fig. 2 [7]. Being generalized, every packet in computer network (whether it belongs to any set of protocols), belongs to any pair of source and destination some overhead (including SA, DA and other pre-info and post-info bits). Suppose a message of N bits which is broken into p packets. The number of bits in a packet can be given by $N_m = N/p$ bits. When these N_m bits are transmitted over the link some addressing information N_a and overhead N_o must be added to it. This overhead includes the bits for synchronization, SOF (start of frame), EOF (End of frame) and other fields' information in it. Now the packet that has to travel over the link consists of $N_p = N_a + N_o + N_m$ bits. The number of bits N_a and N_o generally remain constant for a given set of rules or protocols. So, every time, when a

Manuscript received December 21, 2009.

Prabhat K. Sharma received his Master of Technology degree from ECE department of Malviya National Institute of Technology, Jaipur (India). He is now with Department of computer Science and Electronics at Roorkee Engg. And Management Technology institute, Shamli, INDIA. (Phone: +91-05652815057; e-mail: prabhatmadhavec1@gmail.com).

Rakesh Bairathi is with the Department of Electronics and Communication Engineering, Malviya National Institute of Technology, Jaipur (INDIA). (E-mail: rb@yahoo.co.uk).

packet is transmitted it carries some constant overhead additional to information bits.

III. HIERARCHICAL ADDRESSING SCHEME (HAS)

Every IP connected to routers in NoC (mesh topology) is assigned a global address in such a way that the global addresses of two directly connected IPs must have only single bit difference (Fig. 3). It means the number of bit changes in the global addresses of two IPs will indicate the distance between them. For a NoC with mesh topology, the number of routers between two IPs situated at d distance to each other can be given by $(d+1)$. It is obvious that this number of routers will be same for the possible shortest path exist for the given source destination pair in a mesh topology. If b number of bits required to resolve the internal port addresses of a single router, then to address the complete path travelling address will contain $TA = (n \times b) = (d+1).b$ bits.




Fig. 2 Ethernet Frame

When an IP sends the packet to its router, every packet by IP to its router consists of global address of source and destination and the information bits. At routing node global addresses of source and destination are extracted out from the packet and the distance between given source and destination can be found out. Now router will assign a travelling address from its lookup table for the given source and destination pair. Now, in case of wormhole routing header fill consist of only TA not the global addresses of source and destination. Here as the simplest case the flit size is supposed to be equal to a packet size. At destination port, destination router will find the global address of the source IP by reversely traversing the travelling address in its lookup table. By doing so we are transmitting more number of message information in a packet.

Flow chart in Fig. 4 elaborates the mechanism that takes place at a routing node when a packet from its IP arrives to it. It is clear from Fig. 1 that only one IP is directly connected to a routing node (via network adapter).




Fig. 3 Global Address assignment

IV. CHANNEL UTILIZATION

We define a channel utility factor which measures the amount of true information transferred over the link of capacity C bits/sec.

$$U_{ch} = N_m / N_p; \quad \text{where } 0 < U_{ch} < 1.$$

$$= [N_p + (N_a + N_o)] / N_p$$

$$= 1 + (N_a + N_o) / N_p$$

For a fix N_a and N_o , U_{ch} will remain constant. But if N_a is replaced by travelling address TA

$$U_{ch} = 1 + (TA + N_o) / N_p$$

$$= 1 + ((d+1).b + N_o) / N_p$$

Now, utilized channel capacity (which indicates flow of true information over the channel of capacity C bits/sec)

$$C^u = U_{ch} \cdot C$$

For $N_p = 64$ bits and d ranges 1 to 6, various curves as U_{ch} versus distance, total overhead bits ($N_a + N_o$) versus distance and N_m versus U_{ch} are plotted in Fig. 5, Fig. 6 and Fig. 7 respectively.




Fig. 3 Basic mechanism of HAS




Fig. 5 U_{ch} Vs Distance




Fig. 6 U_{ch} Vs Distance




Fig. 7 No. of message bits Vs U_{ch}

V. CONCLUSION

The obvious requirement for the proposed scheme is to place a look up table at each node. But such an implementation is not practical because the size of lookup table places an artificial upper bound on the network size. Also the large table is inefficient in the use of chip area. This scheme provides better channel utilization by sending larger number of message bits in a lesser time for the available resources. As this scheme always provide a shortest path on the basis of bit change in the global addresses of source and destination, an obviously required flexibility can be introduced in the case when there is any congested link appears in between the assigned travelling path. Furthermore the size of lookup table can be reduced to alleviate larger buffer size and chip area constraints.

ACKNOWLEDGMENT

We are thankful to Mr. Ankur Bansal (Division of ECE, NSIT, New Delhi), Mr.R.K.Pachauri (AMU, Aligarh), Mr. Bharat Bhushan (Kamla Nehru Institute of Technology, Sultanpur, India), Dr. Seema Verma (Department of Computer Science and Electronics, Banasthali Vidyapeeth, India), Mr. Anand Ballabh Sharma and Mr. Ganesh Joshi (Rajiv Academy, Mathura), Mr. Prafull Agrawal, Mr. Manjit Kamal (Malviya National Institute of Technology, Jaipur), Mr. Amit Sharma, Mr. Bhupendra Prakash, Mr. B.K. Kushwaha, Ms. Barkha Singhal (all REMTECH, Shamli), Ms. Megha Bansal and Mr.Awadhesh Baranwal (DRDO, India) for their suggestions and help.

REFERENCES

- [1] L.Benini and G.D.Micheli, "Networks on Chips: A New Soc Paradigm", IEEE Computer, 35(1), pp.70-78, January 2002.
- [2] Zhonghai Lu, "Design and Analysis of On-Chip Communication for Network-on-Chip", Doctor of Technology Thesis, Submitted to Royal Institute of Technology, Stockholm.2007.
- [3] Vijay Raghunathan, Mani B. Srivastava and Rajesh K. Gupta."A Survey of Techniques for Energy Efficient On-Chip Communication",proc. ACM DAC pp 900-905.June, 2003.
- [4] T. Bjerregaard and S. Mahadevan, "A Survey of research and practices of network-on-chip", ACM computing Survey. 38(1), pp.1-54, 2006.
- [5] W.J.Dally and C.L.Seitz, "Deadlock Free Message Routing in Multiprocessor Interconnection Networks", IEEE Trans. Computers, Vol.C-36, No.5, pp.547-553.May 1987.
- [6] W.J.Dally, "Virtual-Channel flow control", IEEE transactions on Parallel and Distributed Systems 3(2) pp.194-204, March1992.
- [7] A.L.Garcia and Widjaja, "Communication Networks: Fundamental Concepts & Key Architecture", pp401-402, ISBN: 0-07-040235-3, Tata McGraw Hill Edition 2000.