# Modeling and Software Implementation of PID Controlled Higher Order PLL

K. Bora and T. Bezboruah, Member, IAENG

Abstract— We propose for modeling and software implementation of proportional-integral-derivative controlled higher order phase-locked loop with low settling time acquisitions applicable to frequency modulated transceiver. The implementation has been done by inserting a proportionalintegral-derivative control block into the phase-locked loop acquisition, where originally the during output frequency/phase is controlled by a low pass loop filter. Simulation results show that the method can reduce the settling time up to 94%, 49% and 18% for 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> order phaselocked loop up to a frequency range of 0.9GHz.

*Index Terms*— Phase-locked loop, Proportional-integralderivative controller, Low pass loop filter, settling time.

## I. INTRODUCTION

Phase-locked loop (PLL) is essentially a control system that employs feedback to maintain the phase of output signal in step with the phase of a reference signal [1, 2, 3, 4]. When the PLL is in lock, a small phase difference between the two input signals of the phase detector (PD) is observed. This phase difference results in a dc voltage at the detector output which is used to shift the voltage controlled oscillator (VCO) from its free-running frequency and keep the loop in lock.

PLLs are employed in a wide variety of communication systems including frequency synthesizers, modulators and demodulators, motor speed control, signal detection etc [5]. In applications such as wireless local area networks (WLANs) where fast frequency-hopped spread spectrum methods is used, the settling time of the PLL is of great importance [6]. Also, in application, like frequency modulated (FM) transceiver which has multiple frequency channels, needs local oscillation frequency for reception and carrier frequency for transmission with low settling time. Thus, it is essential to improve the settling time without effecting the noise performance and power consumptions of the system. This can be achieved by inserting a proportionalintegral-derivative (PID) control block into the PLL during acquisition where originally the output frequency/phase is controlled by a low pass loop filter (LPF). A PID filter is employed in a time recovery PLL for synchronizing and reducing the settling time of the system. The proportional and integral (PI) term of the PID filter decrease the settling time of the PLL by increasing the phase margin and damping factor (DF).

K. Bora is with the Department of Physics, Dhemaji college, Dhemaji-787057, Assam, INDIA (email:<u>borakumud@gmail.com</u>).

## II. THE MODEL & THEORETICAL ESTIMATION

## A. The model

The basic block diagram of the proposed PID controlled PLL is shown in **Fig.1**. It consists of a phase detector (PD), a PID unit along with optional LPF, a VCO and a frequency divider (FD) network.



Fig.1: Block diagram of the proposed PID controlled PLL model

## **B.** Theoretical estimation

The transfer function (TF) of the PLL model can be expressed as [7]:

$$H(s) = \frac{K_{d}F(s)\frac{K_{0}}{s}}{1 + \frac{K_{d}F(s)K_{0}}{N_{c}}}$$
(1)

The TF of the  $2^{nd}$  order LPF introduced in the system can be written as:

$$T_{f^{2nd}} = \frac{CR_2s + 1}{C(R_1 + R_2)s + 1}$$
(2)

Combining equation (1) and equation (2), the TF of the system with  $2^{nd}$  order LPF in the loop become,

$$H(s) = \frac{K_{d}T_{f2nd} \frac{K_{0}}{s}}{1 + K_{d}T_{f2nd} \frac{K_{0}}{Ns}}$$
(3)

The TF of the 3<sup>rd</sup> order LPF introduced in the present system is given by,

T. Bezboruah is with the Department of Electronics & Communication Technology, Gauhati University, Guwahati-781014, Assam, INDIA (Tel: +91-361-2671262(O), Fax: +91-361-2700311(O), e-mail: zbt@gauhati.ac.in)

Proceedings of the World Congress on Engineering 2013 Vol II, WCE 2013, July 3 - 5, 2013, London, U.K.

$$T_{f^{3rd}} = \frac{(C^2 R_2 R)s^2 + C[2R_2 + R_1 + R]s + 2}{C^2 R[R_1 + R_2]s^2 + C[R + R_1 + R_2]s + 1}$$
(4)

Combining equation (1) and equation (4), the TF of the system with  $3^{rd}$  order LPF in the loop can be derived as:

$$H(s) = \frac{K_{d}T_{f^{3}rd} \frac{K_{0}}{s}}{1 + \frac{k_{d}T_{f^{3}rd}K_{0}}{Ns}}$$
(5)

In a similar way, the TF of 4<sup>th</sup> order LPF introduced to the system can be derived as:

$$T_{f4th} = \frac{(CR_2s+1)[C(R_1+R_2)s+1]}{[C(R_1+R_2)s+1]^2}$$
(6)

Combining equation (1) and equation (6) the TF of the system after introduction of the  $4^{th}$  order LPF in the loop can be derived as:

$$H(s) = \frac{K_{d}T_{f4th}\frac{K_{0}}{s}}{1 + \frac{k_{d}T_{f4th}K_{0}}{Ns}}$$
(7)

The TF of a conventional PID controller can be expressed as:

$$T_{fpid} = K_p \left[1 + \frac{1}{t_i S}\right] \tag{8}$$

If we combine equations (1) and equation (8) the overall TF of the system after replacement of the LPF by the PID controller can be derived as:

$$H(s) = \frac{K_{d}T_{fpid} \frac{K_{0}}{s}}{1 + \frac{K_{d}T_{fpid} K_{0}}{Ns}}$$
(9)

Equations (3), (5), (7) and (9) are used for analysis and experimental investigation  $\rho_{\text{f}}$  model.

### III. THE SIMULATION

The model has been simulated on MatLab platform for a frequency range 0- 0.9GHz. Different parameters used for simulation is given in **Table 1**.

**TABLE 1** PARAMETERS USED FOR SIMULATION Symbol Description Value Phase Detector Gain 200×10<sup>3</sup>  $k_{pd}$ 20×10<sup>6</sup> VCO sensitivity k<sub>vco</sub> Loop Filter Capacitor 0.4261×10  $C_1$  $C_2$ Loop Filter Capacitor 2.61×10<sup>-9</sup> 8.26×10<sup>3</sup>  $R_1$ Loop Filter Resistor  $R_2^ 10^{3}$ Loop Filter Resistor 2.22×10<sup>-4</sup> Fractional Counter Value  $\overline{N}$ 

The simulated step response for the  $2^{nd}$  order PLL is shown in Fig.2. The step response of the  $3^{rd}$  order PLL is shown in Fig.3. The Fig.4 shows the step response of the  $4^{th}$ order PLL. Fig.5 shows the step response for the system when the LPF is replaced by a PID controller as shown in Fig.1. The Bode response of the system is shown in Fig.6.



Fig.2: Step response for 2<sup>nd</sup> order PLL



Fig.3: Step response for 3<sup>rd</sup> order PLL



Fig.4: Step response for 4<sup>th</sup> order PLL



Fig.5: Step response, when LF is replaced by PID



Fig.6: Bode plot of PID controlled PLL

## IV. RESULTS AND DISSCUSION

The results of the responses of simulation are summarized in **Table 2.** It is observed that the method enables reducing the settling time up to 94%, 49% and 18% for  $2^{nd}$ ,  $3^{rd}$  and  $4^{th}$  order PLL respectively. **Fig.6** shows the Bode diagram of the system while replacing the LPF by the PID controller. The phase margin of the system is 165 degree with a delay of  $8.4 \times 10^{-6}$ sec. It is also observed that the system is highly stable (poles are in the left hand side of the root locus plot). The settling time of the step response of the PID controlled PLL is 0.4528 sec for frequency ~0.9GHz.

TABLE 2SIMULATION RESULTS

PLL	Settling	Settling	time	Improvement
order	time	with	PID	(in percentage)
	(second)	(second)		
2 <sup>nd</sup>	1.49×10 <sup>-5</sup>			94
order		4.4×10 <sup>-9</sup>		
3 <sup>rd</sup>	$1.08 \times 10^{-8}$			49
order				
4 <sup>th</sup>	5.4×10 <sup>-9</sup>			18
order				
order				

#### V. CONCLUSION

The results will certainly provide PLL developers in research and industrial applications to develop their own PID controlled PLL, with an indication of the performance tradeoffs associated with current technologies.

The model developed may be suitable for high frequency FM transceiver due to its better settling time and stability.

## ACKNOWLEDGEMENT

The authors are thankful to the UGC, Govt. of India for funding the work under T/F Scheme. Authors are also thankful to the Head, Department of Electronics & Communication Technology, Gauhati University for providing infrastructural facilities for the work.

## REFERENCES

- E.V. Appleton, "Automatic synchronization of triode oscillators", Proc. of the Cambridge Philosophical Society, vol. 21, part III, pp. 231, 1922-1923.
- [2] H. de Bellescize "La reception synchrone", Order Electro vol- 11, pp. 230-240, 1932.
- [3] J. A. R. Ball, "Simulation of acquisition in PLL incorporating phase frequency detector" Circuits and Systems, IEEE International Symposium, vol.5, pp. 2613 – 2616, 1991.
- [4] F.M. Gardner, Phase-locked loop technique, 2<sup>nd</sup> Edition, New York, Wiley, 1979.
- [5] W.C. Lindsey and C.M. Chie, "A Survey of digital phase locked loop", Proc. IEEE, vol. 69, pp. 410-431.
- [6] G.T. Volpe, "A phase lock loop control system for synchronize motor, IEEE Trans Automatic Control, vol. AC-15. pp. 88-95, 1970.
- [7] Kalita, K., Handique, J. and Bezboruah, T., "Modelling and behavioural simulation of a high speed phased locked loop for frequency synthesis", IET Signal processing, vol. 6(3), pp.195-204, 2012.