Prefilter Bandwidth Effects in Asynchronous Sequential Symbol Synchronizers based on Pulse Comparison by Both Transitions at Half Bit Rate

Antonio D. Reis, Jose F. Rocha, A. S. Gameiro and Jose P. Carvalho

Abstract— **This work studies the prefilter bandwidth effects in four asynchronous sequential symbol synchronizers. We consider three prefilter bandwidths namely B1=∞, B2=2.tx and B3=1.tx, where tx is the bit rate. The synchronizer has two variants one asynchronous by both transitions at bit rate and other asynchronous by both transitions at half bit rate. Each variant has two versions namely the manual and automatic. The objective is to study the prefilter with the four synchronizers and to evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal Noise Ratio).**

Index Terms—**Prefilter, Digital Communication Systems**

I. INTRODUCTION

This work studies the prefilter bandwidth effects on the jitter-SNR behavior of four sequential symbol synchronizers.

The prefilter, applied before the synchronizer, switches their bandwidth between three values namely, first B1=∞, after B2=2.tx and next B3=1.tx, where tx is the bit rate.

The synchronizer has four versions supported in two variants, one asynchronous by both transitions at bit rate with versions manual (ab-m) and automatic (ab-a) and other asynchronous by both transitions at half bit rate with versions manual (ab-m/2) and automatic (ab-a/2) [1, 2, 3, 4, 5, 6].

The difference between the four synchronizers is in the phase comparator. The clock is the VCO (Voltage Controlled Oscillator) that samples appropriately and retimes correctly the input data, guarantying good quality [7, 8, 9, 10, 11, 12].

Fig.1 shows the prefilter followed of the synchronizer.

Fig.1 Prefilter with the sequential symbol phase synchronizer

PF(s) is the prefilter (low pass). The synchronizer has various blocks, namely Kf is the phase detector gain, F(s) is the loop filter, Ko is the VCO gain and Ka is the loop gain factor that controls the root locus and loop characteristics.

In priori and actual-art state was developed various synchronizers, but is necessary to know their performance.

The motivation of this work is to create new synchronizers and evaluate their performance with noise. This contribution increases the know-how about synchronizers.

Following, we present the prefilter with their three different decreasing bandwidths (B1=∞, B2=2.tx, B3=1.tx).

After, we present the standard reference variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at bit rate, with versions manual (ab-m) and automatic (ab-a). Next, we present the new proposed variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at half bit rate, with versions manual (ab-m/2) and automatic (ab-a/2). After, we present the design and tests. Then, we present the results. Finally, we present the conclusions.

II. PREFILTER BANDWIDTH EFFECTS

We apply a prefilter before the synchronizer, we switches its bandwidth B between three values (B1=∞, B2=2.tx, B3=1.tx), then we study the effects on the four jitter-SNR curves. Fig.2 shows the three prefilter bandwidths.

Fig.2 Three prefilter bandwidths: a) B1=∞; b) B2=2.tx; c) B3=1.tx

Following, we describe the prefilter with its three bandwidths (B1=∞, B2=2.tx, B3=1.tx).

A. Prefilter with Bandwidth equal infinite (B1=∞)

This prefilter (Fig.2a) has a bandwidth equal infinite (B=∞). We will see its effects on the four synchronizers.

B. Prefilter with Bandwidth equal two tx (B2=2.tx)

This prefilter (Fig.2b) has a bandwidth equal two times the bit rate (B=2.tx). We will see its effects on the four synchronizers.

C. Prefilter with Bandwidth equal one tx (B3=1.tx)

This prefilter (Fig.2c) has a bandwidth equal one time the bit rate (B=1.tx). We will see its effects on the four synchronizers.

III. REFERENCE BY BOTH AT BIT RATE

The standard reference, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at bit rate has two versions which are the manual (ab-m) and the automatic (ab-a) [1, 2].

The versions difference is in the phase comparator, the variable pulse Pv is common but the fixed Pf is different.

A. Reference by both at rate manual (ab-m)

The block Pv, shown below, produces a variable pulse Pv between the input bits and VCO. The manual adjustment delay with Exor produces a manual fixed pulse Pf (Fig.3).


Fig.3 Asynchronous by both at rate and manual (ab-m)

The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to synchronize the input. The block Pv is an asynchronous circuit (Fig.4).


$$Y0 = Y1 + Y0\,\overline{CK} + Y0D + D\,\overline{CK}$$
$$Y1 = Y1CK + Y1D + Y0DCK$$
$$Z = Y0\,\overline{D} + \overline{Y1}\,D$$

Fig.4 Intern aspect of the block Pv

The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.

B. Reference by both at rate automatic (ab-a)

The block Pv, common with anterior, produces the variable pulse Pv between input and VCO. The block Pf, shown below, produces the comparison fixed pulse Pf (Fig.5).


Fig.5 Asynchronous by both at rate and automatic (ab-a)

The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to follow the input. The block Pf is an asynchronous circuit (Fig.6).


$$Y0 = Y1\,\overline{D} + Y0D + D\,\overline{CK} + Y0\,\overline{D}\,CK$$
$$Y1 = Y1\,CK + Y1\,D + Y0\,D\,CK$$
$$Y2 = Y2\,Y1 + Y2\,\overline{Y0} + \overline{Y0}\,\overline{D}\,\overline{CK} + Y1\,D\,\overline{CK}$$
$$Z = \overline{Y2}\,CK$$

Fig.6 Intern aspect of the block Pf

The error pulse Pe don't disappear, but the variable area Pv is equal to the fixed Pf at the equilibrium point.

IV. PROPOSED BY BOTH AT HALF BIT RATE

The proposed, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at half bit rate has also two versions namely the manual (ab-m/2) and the automatic (ab-a/2) [3, 4].

The versions difference is in the phase comparator, the variable pulse Pv is common but the fixed Pf is different.

A. Proposed by both at half rate manual (ab-m/2)

The block Pv produces the variable pulse Pv between input transitions and VCO. The manual adjustment delay T/2 with Exor produces a fixed pulse Pf (Fig.7).


Fig.7 Asynchronous by both at half rate and manual (ab-m/2)

The comparison between pulses Pv and Pf provides the error pulse Pe that forces the VCO to synchronize the input. The block Pv is an asynchronous circuit (Fig.8).


$$Y0 = Y0\,\overline{CK} + Y0\,D + D\,\overline{CK}$$
$$Y1 = Y1\,D + Y1\,CK + D\,CK$$
$$Z = Y1 \oplus Y0$$

Fig.8 Intern aspect of the block Pv

The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.

B. Proposed by both at half rate automatic (ab-a/2)

The block Pv, common, produces the variable pulse Pv between input and VCO. The block Pf, shown below, produces the comparison fixed pulse Pf (Fig.9).


Fig.9 Asynchronous by both at half rate and automatic (ab-a/2)

The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to follow the input. The block Pf is an asynchronous circuit (Fig.10).

$Y0=\bar{y}2\,\bar{y}1\,CFD+y0\,\bar{C}F+\bar{y}2\,\bar{y}1\,y0+y0\,CFD+$
$\quad+y2\,y1\,CFD+y2\,y1\,y0$
$Y1=\bar{y}2\,\bar{y}0\,CF\bar{D}+\bar{y}2\,y0\,\bar{C}F\bar{D}+y1\,y0\bar{D}+y1\,\bar{C}F\bar{D}+$
$\quad+\bar{y}2\,y1\,\bar{y}0\,CF+y2\,y1\,\bar{C}F+y2\,y1\,D+y2\,\bar{y}0\,\bar{C}FD$
$Y2=\bar{y}1\,y0\,\bar{C}FD+y1\,\bar{y}0\,\bar{C}FD+y2\,y1\,y0+y2D+$
$\quad+y2\,CF+y2\,\bar{y}1\,y0$
$Z=\bar{y}2\,y0+y2\,\bar{y}0$
$\quad=y2\oplus y0$

Fig.10 Intern aspect of the block Pf

The error pulse Pe don't disappear at the equilibrium point, but the variable area Pv becomes equal to the fixed Pf.

IV. DESIGN, TESTS AND RESULTS

We present the design, tests and results of the various synchronizers [5].

A. Design

To get guaranteed results, is necessary to dimension all the synchronizers with equal conditions. Then, the loop gain Kl=KdKo=KaKfKo must be equal in all the synchronizers. The phase detector gain Kf and the VCO gain Ko are fixed. Then, the loop gain amplification Ka controls the root locus and consequently the loop characteristics.

For analysis facilities, we use normalized values for the bit rate tx=1baud, clock frequency fCK=1Hz, extern noise bandwidth Bn=5Hz and loop noise bandwidth Bl=0.02Hz. Then, we apply a signal power Ps= A^2_{ef} and a noise power Pn= No= $2\sigma n^2.\Delta\tau$, where σn is the noise standard deviation and $\Delta\tau$ =1/fSamp is the sampling period. The relation between SNR and noise variance σn^2 is

$$SNR= A^2_{ef}/(No.Bn) = 0.5^2/(2\sigma n^2*10^{-3}*5)= 25/\sigma n^2 \qquad (1)$$

Now, for each synchronizer, is necessary to measure the output jitter UIRMS versus input SNR
- 1st order loop:
The used cutoff loop filter F(s)=0.5Hz, is 25 times greater than Bl= 0.02Hz, what eliminates the high frequency but maintain the loop characteristics. The transfer function is

$$H(s)=\frac{G(s)}{1+G(s)}=\frac{KdKoF(s)}{s+KdKoF(s)}=\frac{KdKo}{s+KdKo} \qquad (2)$$

the loop noise bandwidth is

$$Bl = \frac{KdKo}{4} = Ka\,\frac{KfKo}{4} = 0.02Hz \qquad (3)$$

So, with (Km=1, A=1/2, B=1/2, Ko=2π) and loop bandwidth Bl=0.02, we obtain respectively the Ka, for analog, hybrid, combinational and sequential synchronizers, then

$Bl=(Ka.Kf.Ko)/4 = (Ka.Km.A.B.Ko)/4 -> Ka=0.08*2/\pi$ (4)
$Bl=(Ka.Kf.Ko)/4 = (Ka.Km.A.B.Ko)/4 -> Ka=0.08*2.2/\pi$ (5)
$Bl=(Ka.Kf.Ko)/4 = (Ka*1/\pi*2\pi)/4 -> Ka=0.04$ (6)
$Bl=(Ka.Kf.Ko)/4 = (Ka*1/2\pi*2\pi)/4 -> Ka=0.08$ (7)

For the analog PLL, the jitter is
$$\sigma_\phi^2=Bl.No/Aef^2=0.02*10^{-3}*2\sigma n^2/0.5^2=16*10^{-5}.\sigma n^2 \qquad (8)$$
For the others PLLs, the jitter formula is more complicated.
- 2nd order loop:
Is not used here, but provides similar results.

B. Tests

We used the next mounting to test the synchronizers (Fig.11)

Fig.11 Block diagram of the test setup

The receiver recovered clock with jitter is compared with the emitter original clock, the difference is the jitter.

C. Results

We will present the results, in terms of jitter - SNR, for each prefilter bandwidth with the four synchronizers.
Fig.12 shows the jitter-SNR curves for the prefilter bandwidth B1=∞ with the four synchronizers (ab-m, ab-a, ab-m/2, ab-a/2).


Fig.12 Jitter-SNR curves of B1+4 synchro. (ab-m,ab-a,ab-m/2,ab-a/2)

For prefilter B1=∞, we verify that, for high SNR, the four synchronizer jitter-SNR curves tend to be similar. However, for low SNR, the variant asynchronous by both at rate with versions manual (ab-m) and automatic (ab-a) are better than the variant asynchronous by both at half rate with versions manual (ab-m/2) and automatic (ab-a/2).
Fig.13 shows the jitter-SNR curves for the prefilter bandwidth B2=2.tx with the four synchronizers (ab-m, ab-a, ab-m/2, ab-a/2).

Fig.13 Jitter-SNR curves of B2+4 synchro. (ab-m,ab-a,ab-m/2,ab-a/2)

For prefilter B2=2.tx, we verify that, it becomes the jitter-SNR curves more similar between themselves. For high SNR, it degrades slightly the jitter-SNR curves. However, for low SNR it benefits significantly the jitter - SNR curves.

Fig.14 shows the jitter-SNR curves for the prefilter bandwidth B3=1.tx with the four synchronizers (ab-m, ab-a, ab-m/2, ab-a/2).


Fig.14 Jitter-SNR curves of B3+4 synchro. (ab-m,ab-a,ab-m/2,ab-a/2)

For prefilter B3=1.tx, we verify that, it becomes the jitter-SNR curves still more similar between themselves. For high SNR, it degrades more the jitter-SNR curves. However, for low SNR, it benefits less the jitter-SNR curves.

V. CONCLUSIONS

We studied three prefilter bandwidths (B1=∞, B2=2.tx, B3=1.tx) with four synchronizers, one variant asynchronous by both transitions at rate with versions manual (ab-m) and automatic (ab-a) and other variant asynchronous by both at half rate with versions manual (ab-m/2) and automatic (ab-a/2). Then, we measured their jitter - SNR curves.

We observed that, in general, the output jitter curves decreases gradually with the input SNR increasing.

For prefilter B1=∞ (greater), we verified that, for high SNR, the four synchronizers jitter curves tend to be similar, this is comprehensible since all the synchronizers are digital and have similar noise margin. However, for low SNR, the variant asynchronous by both at rate with its versions manual (ab-m) and automatic (ab-a) is better than the variant asynchronous by both at half rate with its versions manual (ab-m/2) and automatic (ab-a/2), this is comprehensible because the variant by both transitions at rate has minus states than the variant by both at half rate and then, the time to pass from the error state to the correct state is lesser.

For prefilter B_2=2.tx(medium), we verified that, it becomes the jitter-SNR curves more similar between themselves. For high SNR, it degrades slightly the jitter-SNR curves. However, for low SNR, it benefits significantly the jitter-SNR curves.

For prefilter B3=1.tx (lesser), we verify that, it becomes the jitter-SNR curves still more similar between themselves. For high SNR, it degrades more the jitter-SNR curves. Also, for low SNR, it benefits less the jitter-SNR curves.

So, the prefilter, for high SNR, distorts the signal what is prejudicial, for low SNR, attenuates noise what is beneficial.

In the future, we are planning to extend the present study to other types of synchronizers.

ACKNOWLEDGMENTS

REFERENCES
[1] J. C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE Jou. on Selected Areas in Communications p.82 Jan. 1983.

[2] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Trans. on Communications com-30 Nº10 pp.2297-2304. Oct 1982.

[3] H. H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal", Electronics Letters, Vol.19, Is.21, pp.897-898, Oct 1983.

[4] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", IEEE Tran. Electron Devices p.2704 Dec 1985.

[5] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", Proc. III Conf. on Telecommunications pp.64-67 FFoz-PT 23-24 Apr 2001.

[6] Marvin K. Simon, William C. Lindsey, "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", IEEE Transactions on Communications Vol. com-2.5 Nº4, pp.393-408, April 1977.

[7] J. Carruthers, D. Falconer, H. Sandler, L. Strawczynski, "Bit Synchronization in the Presence of Co-Channel Interference", Proc. Conf. on Electrical and Computer Engineering pp.4.1.1-4.1.7, Ottawa-CA 3-6 Sep. 1990.

[8] Johannes Huber, W. Liu "Data-Aided Synchronization of Coherent CPM-Receivers" IEEE Transactions on Communications Vol.40 Nº1, pp.178-189, Jan. 1992.

[9] Antonio D'Amico, A. D'Andrea, Reggianni, "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR", IEEE Jou. on Sattelite Areas in Comm. Vol.19 Nº12 pp.2320-2330, Dec. 2001.

[10] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou "Data Synchronization Issues in GALS SoCs", Proc. 10th International Symposium on Asynchronous Circuits and Systems, pp.CD-Ed., Crete-Greece 19-23 Apr. 2004.

[11] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "Optical Digital Communication Systems and Synchronism", Proc. 7th UBI International Conference on Engeneering (for ED)-ICEUBI 2013, pp.CT8-11.7, Covilhã-PT 27-29 November 2013.