Field Programmable Gate Array Realization of Microprogrammed Controller based Parallel Digital FIR Filter Architecture

Mohammed S. BenSaleh, *Member, IAENG*, Syed Manzoor Qasim, *Member, IAENG* M. Bahaidarah, H. AlObaisi, T. AlSharif, M. AlZahrani, and H. AlOnazi

Abstract—This paper presents Field Programmable Gate Array (FPGA) realization of parallel architecture of microprogrammed controller based digital finite impulse response (FIR) filter. Digital FIR filter consists of a datapath and control unit. The datapath unit for the parallel FIR filter is a combination of bunch of registers, multipliers, adders and other digital building blocks. In this paper, we used the microprogrammed controller to control the operation of the datapath unit. The main advantage of the microprogrammed controller is its flexibility in modifying the microprogram stored in ROM based control memory. To demonstrate the proposed technique, we present a case study of third-order FIR filter. The parallel architecture is coded using VHDL based top-down hierarchical design methodology and realized in Spartan-3E FPGA using Xilinx ISE Webpack 12.2. Based on the FPGA implementation results, the maximum operating frequency of the third-order FIR filter is found to be 74.189 MHz and utilizing minimal FPGA resources. This leaves plenty of FPGA resources available for extending the design to realize higher order and high speed FIR filters which are commonly used in video and image processing applications.

Index Terms—Digital Design, FPGA, Finite Impulse Response (FIR) Filter, Microprogrammed Controller, VHDL.

I. INTRODUCTION

Finite impulse response (FIR) is a commonly used digital filter in many digital signal processing (DSP), image and video processing applications. FIR Filters are widely used because they have linear phase characteristics and guaranteed stability. Digital filters are mainly used for removing the undesirable parts of the input signal such as random noise or components of a given frequency content. FIR filters are commonly used in spectral shaping, motion estimation, noise reduction, channel equalization among many other applications. The simplest realization of an FIR filter is derived from (1).

Manuscript received July 23, 2012. This work was financially supported by National Center for Electronics, Communications and Photonics, King Abdulaziz City for Science and Technology (KACST) under grant no. 31/513 (Project Ejaz).

M. S. BenSaleh, S. M. Qasim, M. Bahaidarah and H. AlObaisi are with the National Center for Electronics, Communications and Photonics, King Abdulaziz City for Science and Technology, Riyadh, Saudi Arabia (emails: mbensaleh@kacst.edu.sa; mqasim@kacst.edu.sa).

T. AlSharif and M. AlZahrani are with the Electrical and Computer Engineering Department, College of Engineering, King Abdulaziz University, Jeddah, Saudi Arabia.

H. AlOnazi is with the Electrical Engineering Department, College of Engineering, King Saud University, Riyadh, Saudi Arabia.

The resulting architecture as shown in fig. 1 is called direct form realization because the multiplier coefficients are obtained directly from the filter transfer function



Fig. 1. Direct form FIR filter realization

Direct form FIR filters are also known as tapped delay line or transversal filters. The size of FIR filter is determined by the number of coefficients. A FIR filter of size N has Ncoefficients and N-1 delay elements to store the past values of the input. The size of the FIR filter is sometimes expressed in taps which is the number of delay elements+1 [1].

Different techniques for the realization of digital FIR filter using Field Programmable Gate Array (FPGA) have been reported and very well documented in the open literature [2], [3], [4]. However, the microprogrammed controller [5], [6], [7] based design of FIR filter and its hardware realization using FPGA has not been reported in the literature. The objective of this paper is to present the proposed technique using an example of parallel third-order FIR filter.

The rest of the paper is organized as follows. Section II presents the datapath architecture of FIR Filter. The microprogrammed controller design for parallel FIR filter is discussed in section III. FPGA implementation and simulation results are further presented in section IV and V respectively. The conclusions are presented in section VI.

II. DATAPATH ARCHITECTURE

The proposed FIR filter architecture consists of two main building blocks which are datapath unit and control unit. The block diagram of third-order parallel FIR filter with the integrated datapath and control unit is shown in fig. 2. Fig. 3 illustrates the datapath architecture for third-order parallel FIR filter. The datapath architecture consists of the following sub modules: four 8-bit data registers, one 2-to-4 decoder, four 8-bit coefficient registers (w_0 , w_1 , w_2 , w_3), four Proceedings of the World Congress on Engineering and Computer Science 2012 Vol II WCECS 2012, October 24-26, 2012, San Francisco, USA

multipliers, three 16-bit adders and one 16-bit register for latching the output [8]. Each sub modules are coded in VHDL and finally integrated to obtain the complete datapath. The control signals generated by the microprogrammed controller for this datapath are fed to different sub modules for proper operation of the FIR filter.



Fig. 2. Top level FIR filter module



Fig. 3. Datapath architecture for third-order parallel FIR filter

III. MICROPROGRAMMED CONTROLLER

There are several methods to design the controller, such as hardwired controller and microprogrammed controller. In this paper, we used microprogrammed controller to implement the control logic of FIR filter [7], [8]. The main advantage of the microprogrammed controller is its flexibility to modify the microprogram in the EPROM based control memory [9], [10]. This makes the design of higher order FIR filter much easier.



Fig. 4. Microprogrammed Controller for parallel architecture

As shown in fig. 4, microprogrammed controller consists of two main parts. The first part is responsible for addressing microinstructions kept in the control memory and the second part is used to hold and generate microinstructions for the datapath unit. The sequence of operations listed in table I is followed to generate the FIR filter output.

Table I presents the stored control information for the parallel architecture. The word stored in the control memory consist of three parts: single bit for signalling the counter either to count or to load external branch address, the next four bit represents the branch address and the rest of the bits represent the control signals for the datapath unit. In this paper, the microprogrammed controller generates seven control signals (12-bit microcode) for the FIR filter datapath. These control signals are then fed to different blocks of the datapath for proper operation.

As can be seen in table I, the FIR filter tap coefficient registers are loaded with data depending on load enable (Load_en) signal and the decoder output signals (Ld₁ and Ld₀). After loading the coefficient registers, all the input registers are cleared by making data clear (D_clear) signal high and then the input data to be filtered is entered into first data register after data load (D_load) is asserted high. The output (filtered data) is available only after the latch output (Y_L) signal is asserted high. The process is continued for the remaining registers only after the data move (D_move) signal is asserted high.

Proceedings of the World Congress on Engineering and Computer Science 2012 Vol II WCECS 2012, October 24-26, 2012, San Francisco, USA

#	Ac	Actions Cs Branch Address Load_en Ld1 Ld0 D_clear D_Lo		D_Load	D_move	Y								
1	ents	wo	0	0	0	0	0	1	0	0	0	0	0	0
2	Coeffici	w1	0	0	0	0	0	1	0	1	0	0	0	0
3	ng the 6	w2	0	0	0	0	0	1	1	0	0	0	0	0
4	Loadi	w3	0	0	0	0	0	1	1	1	1	o	0	0
5	Loading	Input Data	0	0	0	0	0	0	0	0	0	1	0	0
6	Moving	Input Data	0	0	0	0	0	0	0	0	0	0	1	0
7	Latch C	output y[n]	0	0	0	0	0	0	0	0	0	0	0	1
8	Go	to # 5	1	0	1	0	0	0	0	0	0	0	0	0

TABLE I. CONTROL SIGNALS

IV. FPGA REALIZATION RESULTS

The parallel FIR filter is designed and simulated using VHDL. To implement the proposed architecture, Spartan-3E (xc3s500e-4fg320) FPGA is used as the target device. ISE Webpack 12.2 is used for the synthesis, translation, mapping and place-and-route process. Different reports are generated by the tools. The FPGA resource utilization is listed in table II. The designed FIR filter operates at a maximum clock frequency of 74.189 MHz and consumes a small area out of the entire FPGA real estate leaving plenty of resources for implementing other parallel processors [11]. The RTL schematic generated by ISE 12.2 is shown in fig. 5, 6 and 7, which clearly illustrates the integration of the datapath with the control unit in the top level schematic, integration of program counter and ROM in the microprogrammed controller schematic and datapath unit respectively.

Logic Utilization	Used	Available	Utilization
Total Number Slice Registers	88	9,312	1%
Number used as Flip Flops	84		20
Number used as Latches	4		-
Number of 4 input LUTs	87	9,312	1%
Number of occupied Slices	93	4,656	1%
Number of Slices containing only related logic	93	93	100%
Number of Slices containing unrelated logic	0	93	0%
Total Number of 4 input LUTs	150	9,312	1%
Number used as logic	87	•	-
Number used as a route-thru	63	•	-
Number of bonded IOBs	34	232	14%
Number of BUFGMUXs	1	24	4%
Number of MULT18X18SIOs	4	20	20%
Average Fanout of Non-Clock Nets	1.91	-	-
Maximum Frequency	74.189MHz	50MHz	-

TABLE II. RESOURCE UTILIZATION



Fig. 5. Top level RTL schematic



Fig. 6. RTL schematic of Microprogrammed Controller



Fig. 7. RTL schematic of datapath unit

V. SIMULATION RESULTS

Three different test cases are used for testing the designed FIR filter circuit. The tap coefficients are chosen randomly with an objective to provide something that is observable at the output of FIR filter. These taps could be changed depending on the requirement of the application. The functionality of the parallel FIR filter is verified through simulation using Xilinx ISE built-in simulator.

Fig. 8 presents a snapshot of simulation results for the microprogrammed controller. Fig. 9, 10 and 11 presents the simulation waveform of the datapath unit for three different test cases as listed in table III. Finally, the datapath unit and microprogrammed controller are integrated together to demonstrate the simulation results of third-order FIR filter for each test case. The simulation waveforms of the top level FIR filter for each test case are presented in fig. 12, 13 and 14 respectively.

TABLE I	II. SIMUL	ATION 7	EST C	ASES
---------	-----------	---------	-------	------

Test Case	Tap Coefficients (W)	Input Data (X)	Output Data (Y)
1	{5, 4, 4, 1}	{3, 9, 7, 7}	{15, 57, 83, 102}
2	{3, 6, 6, 5}	{2, 10, 3, 3}	{6, 42, 81, 97}
3	{1, 2, 2, 1}	{1, 2, 3, 3}	{1, 4, 9, 14}



Fig. 8. Simulation waveform for microprogrammed controller

Name Value	0 rec	ns 100 ns	150 ns	200 ns	250 ns	300 ns
> 📑 w.coe#17:01 1		X		1		
⊳ 📑 x_data(7:0) 7	0	X 3 X	9		7	
14 dk o					hnnr	
🐚 load_en 🛛 0						
16 Id1 0						
1 <u>6</u> 140 0						
🗓 d_clear 🛛 0						
16 d_load 0						
U d_move 0						1
1 y_latch 0						
> 📑 y(15.0) 1.02		15	X 57			102
dk period 15000 pm			15000 pa			
-						

Fig. 9. Simulation waveform for datapath unit for test case no. 1

	_						
Name	Value	10 ns	100 ns	150 ns	200 ns	250 ns	300 ns
⊳ 💐 w_coeff[7:0]	5				5		
> 💐 x data(7:0)	8		2 X	lu X	1	3	
🗓 elk	0	Lana and the second sec					L L L L L L L L L L L L L L L L L L L
1 load_en	0						
1 Id1	0						
160 Id0	0						
1 d_clear	0						
🔓 d_load	0						
1 d_move	0						
U y_latch	0						
> ¥ y[15:0]	37		6	X	X		97
18 clk period	18000 pp			15000 ps			
	-						

Fig. 10. Simulation waveform for datapath unit for test case no. 2

Name	Value	10 ns 150 ns 1100 ns 1150 ns 1200 ns 1250 ns 1300 ns
b M coett(/x)	1	
> 📑 x_data(7:0)	8	
🍇 ак	0	
🍓 load_en	0	
16 131	0	
14 но	0	
15 d_clear	0	
🐚 d_load	0	
15 d_move	0	
🐚 y_latch	0	
> N 15:0]	14	
🐻 dk_period	16000 pp	15000 pz

Fig. 11. Simulation waveform for datapath unit for test case no. 3

Name		Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns	300 ns
Þ 😽 w	v_coeff[7:0]	1	0 \(5 \)				1		
Þ 😽 X_	_data[7:0]	7	0		3 X	9 X		7	
lla d	ik	1		unn	hun	JUU	ww	hnn	ГЛ
🌡 rs	st	0							
d 😽 🕹 🛛	(15:0)	102		U	15	X 57	<u> </u>	83 X	102
🗓 d	lk_period	15000 ps				15000 ps			
⊳ 号 vi Ц d	(15:0) Ik_period	102 15000 ps		<u>u</u>	X 15	X 57 15000 ps	<u> </u>	83 X	102

Fig. 12. Simulation waveform for FIR filter for test case no. 1



Fig. 13. Simulation waveform for FIR filter for test case no. 2

Name	Value		50 ns	100 ns		150 ns		200 ns	250 ns	300 ns
> 💐 w_coeff[7:0]	1									
⊳ 😽 x_data(7:0)	3	0		1	X	2	X		3	
퉪 dk	0		LUU	υU	UU	UЛ	Л	nn	uhun	ىرىر
🗓 rst	0									
) 🔰 y(15:0)	14	U			1		4		9 X	14
谒 clk_period	15000 ps					15000 ps				
-										

Fig. 14. Simulation waveform for FIR filter for test case no. 3

VI. CONCLUSIONS

In this paper, we have presented FPGA realization of third-order FIR filter using microprogrammed controller. A parallel architecture utilizing four multipliers and three adders along with other building blocks are used to demonstrate the proposed technique. Spartan-3E FPGA implementation results demonstrate that the design can operate at a maximum clock frequency of 74.189 MHz which is greater than the system clock frequency (50 MHz) of the used board and consumes a small area out of the entire FPGA real estate leaving plenty of FPGA resources for implementing other parallel processors on the same device. Since the size of the FIR filter presented in the paper is small, the results are not that significant, however, for higher order FIR filters, these results would be significant. Future efforts would focus on developing an intellectual property (IP) core of FIR filter based on the presented architecture. It is also envisioned to develop an equivalent sequential architecture of the FIR filter. Different optimization techniques such as pipelining will be applied and a comparison of parallel and sequential architecture for speed, area and power will be done.

ACKNOWLEDGMENT

The authors would like to thank Dr. Abdulfattah Obeid and the Engineering Staff of Micro Sensors and Devices Division, National Center for Electronics, Communications and Photonics, King Abdulaziz City for Science and Technology (KACST) for their support.

REFERENCES

- [1] A. Obeid, Architectural synthesis of a coarse-grained runtime reconfigurable accelerator for DSP applications, Ph.D Dissertation, Darmstadt University of Technology, Germany, 2006.
- [2] F. Nekoei, Y. S. Kavian and O. Strobel, "Some schemes of realization digital FIR filters on FPGA for communication applications," in Proc. of 20th Intl. Crimean Conference on Microwave and Telecommunication Technology (CriMiCo), pp.616-619, 2010.
- [3] Y. Zhou and P. Shi, "Distributed Arithmetic for FIR Filter implementation on FPGA," in Proc. of IEEE Intl. Conf. on Multimedia Technology (ICMT), pp. 294-297, 2011.
- [4] U. Meyer-Baese, G. Botella, D. E. T. Romero and Martin Kumm, "Optimization of high speed pipelining in FPGA-based FIR filter design using genetic algorithm," in Proc. of SPIE, Vol. 8401, 2012.
- [5] B. W. Bomar, "Implementation of microprogrammed control in FPGAs," *IEEE Transaction on Industrial Electronics*, Vol. 49, No. 2, pp. 415-422, 2002.
- [6] A. Barkalov and L. Titarenko, Logic synthesis for Compositonal Micro-program Control Units, Springer, Berlin: Germany, 2008.
- [7] R. Wiśniewski, A. Barkalov, L. Titarenko and W. Halang, "Design of microprogrammed controllers to be implemented in FPGAs," *Intl. Journal of Applied Mathematics and Computer Science*, Vol. 21, No. 2, pp. 401-412, 2011.
- [8] M. Rafiquzzaman, Fundamentals of Digital Logic and Microcomputer Design, John Wiley and Sons Inc., 5th Edition, New Jersey: USA, 2005.
- [9] A. A. Barkalov, L. A. Titarenko and K. N. Efimenko, "Optimization of circuits of compositional microprogram control units implemented on FPGA," *Cybernetics and Systems Analysis*, Vol. 47, No. 1, pp. 166-174, 2011.
- [10] R. Wisniewski, M. Wisniewska, M. Wegrzyn and N. Marranghello, "Design of microprogrammed controllers with address converter implemented on programmable systems with embedded memories," in Proc. of 9th IEEE East-West Design and Test Symposium (EWDTS), pp.123-126, 2011.
- [11] D. Amos, A. Lesea and R. Richter, FPGA-based prototyping methodology manual: Best practices in design-for-prototyping, Synopsys Press, USA, 2011.

Date of modification: 17th September 2012

1. Page 1: Email address in the footnote on page 1 : mqasim@kacst.edu.sa; corrected to mqasim@kacst.edu.sa, just removed an extra semicolon at the end of the email id.

2. Page 3:The RTL schematic generated by ISE 12.2 is shown in fig. 5, 6 and 7, which clearly **illustrated** illustrates the integration of the datapath with the control unit in the top level schematic, integration of program counter and ROM in the microprogrammed controller schematic and datapath unit respectively.